代码搜索结果
找到约 10,000 项符合
V 的代码
crtproc.sql
/*
* Create Procedure for Interbase STUDENT.GDB
*/
CONNECT "D:\InterBaseDB\STUDENT.GDB"
USER "SYSDBA" PASSWORD "masterkey";
SET TERM ^ ;
DROP PROCEDURE NEWWKS ^
/*
** 返回学号
*/
cr
85_vhier_cells.out
v_hier_top
v_hier_sub
v_hier_subsub
v_hier_subsub
p191图736floyd最短路.txt
3 3
0 4 11
6 0 2
3 20 0
v0
v1
v2
crc.v
/* CRC type */
`timescale 1ns/1ps
`define CRC_UNKNOWN 2'b00
`define CRC5 2'b01
`define CRC16 2'b10
`define NO_CRC 2'b11
module crc (rst, clk, decode_data_in, d
connector.v
module connector( B1, B2, B);
input [6:0] B1;
input [1:0] B2;
output [8:0] B;
assign B = {B2, B1};
endmodule
ctlreg.v
module CtrlReg(ResetN, CLKM,
//input
I2CDB, CEN, WR, MEM_FAIL, PROG_END,
//output
K);
input ResetN;
input
addrreg.v
module AddrReg(ResetN, CLKM, RdIndex, WrIndex, TxIndex, Mem_Sel,
RdAddr, WrAddr, TxAddr);
input ResetN;
input CLKM;
input [4:0] RdIndex;
input [4:0] WrIndex;
input [4:0] TxInd
initsegregtab.v
module InitSegRegTab( CLKM, ResetN,
//input
Init_Mem, Req_Mem, Mem_Blk_Num, Mem_Blk_Size, Mem_Sel,
//output
irmodule.v
module IRmodule(ResetN, CLKM, SendEn, ir, ir_en, Start);
input ResetN;
input CLKM;
input SendEn;
output ir;
output ir_en;
output Start;
reg ir ;
reg ir_en;
reg Start;
reg [1
sdrcnt.v
`include "inc.h"
module sdrcnt(
// SYSTEM LEVEL CONNECTIONS
sys_rst_l,
sys_clk,
sd_clk,
// Add doing refresh signal
refresh_l,