代码搜索结果

module flopr //flip-flop #(parameter WIDTH = 8) ( input clk, reset, input [WIDTH-1:0] d, output reg[WIDTH-1:0] q ); always@(posedge clk, posedge reset) begin if(reset)

`timescale 1ns/10ps module pipelinedCPU(clk, reset); input clk; input reset; wire[31:0] instruction1, instruction2; wire[33:0] branch_bus1, branch_bus2; wire[107:0] instruction_decode_

`timescale 1ns/10ps `define PERIOD 100 module cputop; reg clk; reg reset; initial begin clk = 1; system_reset; end pipelinedCPU CPU_instance(.clk(clk), .reset(rese

`timescale 1ns/10ps module myrom(read_data,addr,read_en_); input read_en_; input[3:0]addr; output [3:0]read_data; reg [3:0]read_data; reg[3:0]mem[0:15]; initial $readmemb("my_rom_data",mem); alway

module countupdown(clk,count,up_down); input clk,up_down; output[0:3]count; reg[0:3]count; initial count='d5; always@(posedge clk)begin if(up_down)begin count=count+1; if(count>12)co

module machine(clk,reset,in,out); input clk,reset,in; output out; reg out; parameter set0=0,hold=1,set1=2; reg [1:0] state; always@(posedge clk or negedge reset) begin if

module wave(clk,reset,clk1); input clk,reset; output clk1; reg clk1; reg [1:0]i; always@(posedge clk or negedge reset) if(!reset)begin clk1

module Multiply(Mplr,Mcnd,Clock,Reset,Done,Acc);//用有限状态机实现乘法 input [7:0]Mplr,Mcnd; input Clock,Reset; output Done; output[15:0]Acc; reg Done; reg[15:0]Acc; reg[0:1] Mpy_State; r

module Test; reg clock,updn; wire[0:3]cnt_out; countupdown c1(clock,cnt_out,updn); always #1 clock=~clock; initial begin clock=0; updn=0; #50 updn=1; #100 $dumpflush; $stop; end ini

module shift(data_out,data_in,rst_,clk); output[3:0]data_out; input data_in; input rst_; input clk; reg[3:0]data_out; always@(posedge clk or negedge rst_) if(!rst_)