源码文件
Release 6.2.03i - xst G.31a Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to __projnav CPU :…
Active+HDL 源代码
汇集 Active+HDL 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 49 / 50 页
源码文件
Selecting top level module multiply Synthesizing module multiply @W:"g:\my work\hdl lab\tema2\multiply.v":41:22:41:34|Edge and c…
源码文件
#include "pioag_private.h" #include "ag_types.h" #include "ag.h" #include #include #include #include #include …
源码文件
Analysis & Synthesis report for cpu_test Fri May 01 10:49:04 2009 Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version …
源码文件
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…
源码文件
Warning (10273): Verilog HDL warning at CPLD_QQ2812.v(217): extended using "x" or "z"
源码文件
function fm_dirset(type) % FM_DIRSET define settings and actions for the data format % conversion GUI % % FM_DIRSET(TYPE…
源码文件
function fm_open(varargin) % FM_OPEN open a PSAT user defined component from a script % % FM_OPEN by itself opens a component aski…
源码文件
function fm_new % FM_NEW open and initialize variables and global structures for UDM % % FM_NEW % %Author: Federico Milano %Dat…
源码文件
function fig = fm_snap(varargin) % FM_SNAP create GUI for Snapshot settings % % HDL = FM_SNAP() % %Author: Federico Milano %Dat…