源码文件
Selecting top level module uart_test @N: CG364 :"E:\programer_new\UART\project\hdl\rec.v":20:7:20:9|Synthesizing module rec @W…
Active+HDL 源代码
汇集 Active+HDL 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 48 / 50 页
源码文件
# # hdl.var: Defines variables used by the INCA tools. # Created by ncprep on Wed Mar 19 13:06:33 2003 # softinclude $CDS_INST_DI…
源码文件
#ifndef lint static char sccsid[] = "@(#)ieee_environ.c 1.1 92/07/30 SMI"; #endif /* * Copyright (c) 1987 by Sun Microsystems, I…
源码文件
#ifndef lint static char sccsid[] = "@(#)ieee_handler.c 1.1 92/07/30 SMI"; #endif /* * Copyright (c) 1987 by Sun Microsystems, I…
源码文件
/* * Program: Pluggable Authentication Modules login services, buggy systems * * Author: Mark Crispin * Networks and Distribu…
源码文件
/* * Program: Pluggable Authentication Modules login services * * Author: Mark Crispin * Networks and Distributed Computing …
源码文件
/* * Program: Pluggable Authentication Modules login services, buggy systems * * Author: Mark Crispin * Networks and Distribu…
源码文件
/* * Program: Pluggable Authentication Modules login services * * Author: Mark Crispin * Networks and Distributed Computing …
源码文件
add_input_file -format {VHDL} -work Cordic {D:/DEMO/demo_hdl_designer/Cordic/hdl/shiftn_synthesis.vhd} add_input_file -format {VH…
源码文件
vcom -reportprogress 300 -93 -quiet -work Cordic -just p {../hdl/*.vhd} vcom -reportprogress 300 -93 -quiet -work Cordic -just b …