代码搜索结果

找到约 10,000 项符合 V 的代码

ksc-v

%!PS-Adobe-3.0 Resource-CMap %%DocumentNeededResources: ProcSet (CIDInit) %%DocumentNeededResources: CMap (KSC-H) %%IncludeResource: ProcSet (CIDInit) %%IncludeResource: CMap (KSC-H) %%BeginResource:

ext-v

%!PS-Adobe-3.0 Resource-CMap %%DocumentNeededResources: ProcSet (CIDInit) %%DocumentNeededResources: CMap (Ext-H) %%IncludeResource: procset (CIDInit) %%IncludeResource: CMap (Ext-H) %%BeginResou

gbt-v

%!PS-Adobe-3.0 Resource-CMap %%DocumentNeededResources: ProcSet (CIDInit) %%DocumentNeededResources: CMap (GBT-H) %%IncludeResource: ProcSet (CIDInit) %%IncludeResource: CMap (GBT-H) %%BeginResou

add-v

%!PS-Adobe-3.0 Resource-CMap %%DocumentNeededResources: ProcSet (CIDInit) %%DocumentNeededResources: CMap (Add-H) %%IncludeResource: ProcSet (CIDInit) %%IncludeResource: CMap (Add-H) %%BeginResou

euc-v

%!PS-Adobe-3.0 Resource-CMap %%DocumentNeededResources: ProcSet (CIDInit) %%DocumentNeededResources: CMap (EUC-H) %%IncludeResource: ProcSet (CIDInit) %%IncludeResource: CMap (EUC-H) %%BeginResource:

nwp-v

%!PS-Adobe-3.0 Resource-CMap %%DocumentNeededResources: ProcSet (CIDInit) %%DocumentNeededResources: CMap (NWP-H) %%IncludeResource: ProcSet (CIDInit) %%IncludeResource: CMap (NWP-H) %%BeginResou

shifter.v

module shifter(data0,data1,data2,data3,data4,data5,com,seg_data); input [3:0]data0,data1,data2,data3,data4,data5; //input clk; output [5:0] com; output [7:0]seg_data; reg [7:0]seg_data; reg[3:0]

key.v

module key(clk,key,en); input clk,key; output en; reg en; reg[1:0]state,nextstate; parameter s_0=2'b00,s_1=2'b01,s_2=2'b10,s_3=2'b11; always@(posedge clk) begin state=nextstate; end always@

paobiao.v

/*信号定义: CLK: CLK 为时钟信号; CLR: 为异步复位信号; PAUSE: 为暂停信号; MSH,MSL: 百分秒的高位和低位; SH,SL: 秒信号的高位和低位; MH,ML: 分钟信号的高位和低位。 */ module paobiao(clk_odd,pause,clk_odd10,reset_n,dataout,comout); input clk_odd,cl

clockdivisor.v

module clockdivisor(clk,reset_n,clk_odd,clk_odd1); /*count没必要放在端口中,这里只是为了仿真时观察*/ input clk,reset_n; output clk_odd,clk_odd1; reg clk_odd,clk_odd1; reg[31:0] count; reg[31:0] coun