源码文件
# # hdl.var: Defines variables used by the INCA tools. # Created by ncprep on Sat Aug 4 10:51:23 2001 # softinclude $CDS_INST_DI…
Active+HDL 源代码
汇集 Active+HDL 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 37 / 50 页
源码文件
# # hdl.var: Defines variables used by the INCA tools. # Created by ncprep on Sat Aug 4 10:51:23 2001 # softinclude $CDS_INST_DI…
源码文件
# # hdl.var: Defines variables used by the INCA tools. # Created by ncprep on Sat Aug 4 10:51:23 2001 # softinclude $CDS_INST_DI…
源码文件
Release 6.2i - xst G.28 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to __projnav CPU : 0.0…
源码文件
Release 5.1i - xst F.23 Copyright (c) 1995-2002 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to __projnav CPU : 0.0…
源码文件
#include "ntdef.h" /*==================================================================================== * …
源码文件
Warning (10273): Verilog HDL warning at alu3.v(20): extended using "x" or "z"
源码文件
//--------------------------------------------------------------------------------- // Copyright (c) Haisoft 2006-9-1 // Copyrig…
源码文件
必须有hdl.var和cds.lib。 LDV4，要手工写vcd_trace LDV5能够自动添加所有端口和信号，但信号或端口在声明时应有字符串参数作为名字，否则ncsc会用默认的名字signalxxx或portxxx，无法识别。
源码文件
AHDL2BLF ABEL-HDL Processor PSDabel-CPLD 6.20 Copyright 1983-1994 Data I/O Corp. All Rights Reserved.