transcript

来自「该代码中有不少关于学习verilog HDL的例子,对初学者有帮助」· 代码 · 共 13 行

# Reading D:/Program Files/ModelSim/win32/../tcl/vsim/pref.tcl 
# //  ModelSim SE 6.0c Feb  2 2005 
# //
# //  Copyright Mentor Graphics Corporation 2005
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
#  OpenFile "F:/SOURCE~1/TESTME~1.V"