counter1.v

来自「该代码中有不少关于学习verilog HDL的例子,对初学者有帮助」· Verilog 代码 · 共 6 行

module counter1;
integer count;
initial
for(count=0;count<=100;count=count+1)
  $display("count is %d",count);
endmodule