代码搜索结果

module twoscomp(d, complement, out); input [7:0]d; input complement; output [7:0]out; reg [7:0] out; always @(complement or d) begin // Below is one type of implementation if (compl

/* Verilog Comparator module inputs are 'a' and 'b' output is 'a_et_b' -- 1'b1 when the inputs are equal to each other -- 1'b0 when the inputs are not equal */ /*

// // Verilog module for an unsigned magnitude comparator // // input(s): a, b // output(s): a_gtet_b // module mag_comp_unsign (a, b, a_gtet_b); input [7:0]a; input [7:0]b; output a_gtet_b

/* This is an adder-subtractor Verilog module. The module is a parallel loadable, synchronous set/reset, clock enabled adder-subtractor. this code implements a simple and compact

// // This is the adder-subtractor verilog module. // this code implements a simple and compact // adder-subtractor. // // Input(s): a, b, subtract // Output(s): sum // declare the module

module countersel(D_IN,D_OUT1,D_OUT0); output D_OUT1; output D_OUT0; input [1:0] D_IN; reg D_OUT1; reg D_OUT0; always begin case(D_IN) 2'b00 : {D_OUT1,D_OUT0}

module dispmux(SEL,D_IN1,D_IN0,D_OUT); output [3:0] D_OUT; input [3:0] D_IN1; input [3:0] D_IN0; input [1:0] SEL; reg [3:0] D_OUT; always begin case(SEL) 2'b01 : D_OUT

module trafficlight( Reset, SW, CLK, Red1, Red2, Yellow1, Yellow2, Green1, Green2, SEG_Data, SEG_Sel ); input Reset; input SW; input CLK; output Red1; output Red2; outpu