代码搜索：std
找到约 10,000 项符合「std」的源代码
代码结果 10,000
www.eeworm.com/read/438679/7728160
vhd a.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
entity a is port(
);
www.eeworm.com/read/438679/7728178
vhd read.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
entity read is port(
clk,rst,lint2,wrfull: in std_logic;
ads,blast,wr,waitt,wrreq:out std_logic;
ready : in st
www.eeworm.com/read/438679/7728184
bak int.vhd.bak
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
entity int is port(
lint : in std_logic;
clk,rst : in std_logic;
lint1,lint2 : b
www.eeworm.com/read/438679/7728187
vhd write.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.all;
entity write is port(
clk,rst,
);
end write;
architecture a of write is
begin
end a;
entity read is port(
clk,rst,lint2,wrfull: in
www.eeworm.com/read/438679/7728267
vhd int.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
entity int is port(
lint : in std_logic;
clk,rst : in std_logic;
lint1,lint2 : b
www.eeworm.com/read/438140/7735868
vhd ir_pen_main.vhd
--============================================================================
-- Project : IR Pen Control
-- Programmer : Byungchan Son
-- Function :
-- Language : VHDL
--==================
www.eeworm.com/read/437667/7743303
vhd omet.vhd
--omet.vhd
--v0.1
--measure dff
library ieee;
use ieee.std_logic_1164.all;
entity omet is
port(
clk: in std_logic;
reset: in std_logic;
imet_0: in std_logic_vector(5 downto 0);
www.eeworm.com/read/436696/7765715
vhd last.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity last is
port (xuanzhe:in std_logic;
m1 :in std_logic_vector (17 downto 0);
m2 :in std_logic_ve
www.eeworm.com/read/436696/7766024
vhd jiafa.vhd
library IEEE;
use IEEE.std_logic_1164.all;
entity adder18 is
generic(N : integer := 16);
port (a : in std_logic_vector(18 downto 1);
b : in std_logic_vector(18 downto 1);
www.eeworm.com/read/436655/7766462
vhd tf.vhd
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY TF IS
PORT (EN,CLK,CLR:IN STD_LOGIC;
Q:OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
END;
ARCHITECTURE BHV OF TF I