代码搜索：Ciletti

找到约 50 项符合「Ciletti」的源代码

代码结果 50
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/14684/402044

pdf advanced_digital_design_with_the_verilog_hdl-m.d.ciletti.pdf

·
www.eeworm.com/read/259006/11827509

doc addvb_models_11.doc

vti_encoding:SR|utf8-nl vti_timelastmodified:TR|30 Dec 2002 23:39:10 -0000 vti_extenderversion:SR|5.0.2.4330 vti_author:SR|EAS\\ciletti vti_modifiedby:SR|EAS\\ciletti vti_timecreated:TR|30 Dec 20
·
www.eeworm.com/read/259005/11827586

doc addvb_models_10.doc

vti_encoding:SR|utf8-nl vti_timelastmodified:TR|30 Dec 2002 23:33:36 -0000 vti_extenderversion:SR|5.0.2.4330 vti_author:SR|EAS\\ciletti vti_modifiedby:SR|EAS\\ciletti vti_timecreated:TR|30 Dec 20
·
www.eeworm.com/read/258642/11848841

v aoi_5_ca1.v

module AOI_5 _CA1 (y_out, x_in1, x_in2, x_in3, x_in4, x_in5, enable); // md ciletti input x_in1, x_in2, x_in3, x_in4, x_in5, enable; output y_out; assign y_out = enable ? ~((x_in1 & x_
·
www.eeworm.com/read/258642/11848857

v aoi_5_ca2.v

module AOI_5 _CA2 (y_out, x_in1, x_in2, x_in3, x_in4, x_in5, enable); // md ciletti input x_in1, x_in2, x_in3, x_in4, x_in5, enable; output y_out; wire y_out = enable ? ~((x_in1 & x_in2
·
www.eeworm.com/read/258642/11849181

v aoi_5_ca0.v

module AOI_5 _CA0 (y_out, x_in1, x_in2, x_in3, x_in4, x_in5); // md ciletti input x_in1, x_in2, x_in3, x_in4, x_in5; output y_out; assign y_out = ~((x_in1 & x_in2) | (x_in3 & x_in4 & x_
·
www.eeworm.com/read/259004/11827796

doc addvb_models_9.doc

vti_encoding:SR|utf8-nl vti_timelastmodified:TR|09 Aug 2003 18:16:46 -0000 vti_extenderversion:SR|5.0.2.4330 vti_author:SR|EAS\\ciletti vti_modifiedby:SR|EAS\\ciletti vti_timecreated:TR|09 Aug 20
·
www.eeworm.com/read/258646/11848206

doc addvb_models_7.doc

vti_encoding:SR|utf8-nl vti_timelastmodified:TR|09 Aug 2003 16:04:32 -0000 vti_extenderversion:SR|5.0.2.4330 vti_author:SR|EAS\\ciletti vti_modifiedby:SR|EAS\\ciletti vti_timecreated:TR|09 Aug 20
·
www.eeworm.com/read/258643/11848479

doc addvb_models_6.doc

vti_encoding:SR|utf8-nl vti_timelastmodified:TR|30 Dec 2002 23:06:18 -0000 vti_extenderversion:SR|5.0.2.4330 vti_author:SR|EAS\\ciletti vti_modifiedby:SR|EAS\\ciletti vti_timecreated:TR|30 Dec 20
·
www.eeworm.com/read/258642/11849177

v aoi_5_ca3.v

module AOI_5 _CA2 (y_out, x_in1, x_in2, x_in3, x_in4, x_in5, enable); // md ciletti input x_in1, x_in2, x_in3, x_in4, x_in5; output y_out; wire #1 y1 = x_in1 & x_in2; wire #1 y2 = x_in
·