addvb_models_11.doc

VerilogHDL_advanced_digital_design_code_Ch11 VerilogHDL高级数字设计源码Ch

vti_encoding:SR|utf8-nl
vti_timelastmodified:TR|30 Dec 2002 23:39:10 -0000
vti_extenderversion:SR|5.0.2.4330
vti_author:SR|EAS\\ciletti
vti_modifiedby:SR|EAS\\ciletti
vti_timecreated:TR|30 Dec 2002 23:39:10 -0000
vti_cacheddtm:TX|30 Dec 2002 23:39:10 -0000
vti_filesize:IR|143360
vti_cachedtitle:SR|A latch has a minimum pulse width constraint
vti_title:SR|A latch has a minimum pulse width constraint
vti_lineageid:SR|{3ED12375-00E1-4BAF-A160-E4FC75E5051E}
vti_backlinkinfo:VX|