addvb_models_7.doc

VerilogHDL_advanced_digital_design_code_Ch7 Verilog HDL 高级数字设计 源码ch7

vti_encoding:SR|utf8-nl
vti_timelastmodified:TR|09 Aug 2003 16:04:32 -0000
vti_extenderversion:SR|5.0.2.4330
vti_author:SR|EAS\\ciletti
vti_modifiedby:SR|EAS\\ciletti
vti_timecreated:TR|09 Aug 2003 16:04:32 -0000
vti_cacheddtm:TX|09 Aug 2003 16:04:32 -0000
vti_filesize:IR|157184
vti_cachedtitle:SR|Copyright 2001, Michael D
vti_title:SR|Copyright 2001, Michael D
vti_lineageid:SR|{03CA9EFA-BAD8-4254-8C75-66E1A256BA01}
vti_backlinkinfo:VX|