addvb_models_6.doc

VerilogHDL_advanced_digital_design_code_Ch6 Verilog HDL 高级数字设计源码ch6

vti_encoding:SR|utf8-nl
vti_timelastmodified:TR|30 Dec 2002 23:06:18 -0000
vti_extenderversion:SR|5.0.2.4330
vti_author:SR|EAS\\ciletti
vti_modifiedby:SR|EAS\\ciletti
vti_timecreated:TR|30 Dec 2002 23:06:18 -0000
vti_cacheddtm:TX|30 Dec 2002 23:06:18 -0000
vti_filesize:IR|120320
vti_cachedtitle:SR|Copyright 2001, Michael D
vti_title:SR|Copyright 2001, Michael D
vti_lineageid:SR|{7A20C732-42D1-474A-BF42-1801ED5325B9}
vti_backlinkinfo:VX|