dff.v

4位数字频率计的verilog HDL设计

module DFF(Q,D,Clk);
  input Clk;
  input [3:0]D;
  output [3:0]Q;

  reg [3:0]Q;

  always @(posedge Clk)
      Q <= D;

endmodule