STM32F407单片机开发板PDF原理图+AD集成封装库+主要器件技术手册资料:AD集成封装库列表：Library Component Count : 54Name Description----------------------------------------------------------------------------------------------------24C256 AMS1117ATK-HC05 ATK-HC05BAT BEEP BUTTONC CAPCH340G USB2UARTDDB9 DHT11 数字温湿度传感器HEAD2HEAD2*22 HR911105 HS0038Header 16 Header, 16-PinHeader 2 Header, 2-PinHeader 2X2 Header, 2-Pin, Dual rowHeader 3X2 Header, 3-Pin, Dual rowHeader 4 Header, 4-PinHeader 9X2 Header, 9-Pin, Dual rowIS62WV51216 JTAG KEY_M L LAN8720 ETH PHYLED2 Typical RED, GREEN, YELLOW, AMBER GaAs LEDLSENS LIGHT SENSL_SOP MAX3232 MAX3485 MIC MOS-P IRLML6401/SI2301MP2359 DC DC Step Down ICMPU6050 9轴运动处理传感器NPN 8050/BCW846/BCW847NRF24L01 PHONE_M PNP 8550/BCW68POW R SMBJ TVSSN65HVD230D STM32F407ZET6 STM32F407ZET6TEST-POINT 测试点TFT_LCD TPAD ALIENTEK TPADUSB5USB_A_90 USB-A-90W25X16
上传时间： 2021-12-15
上传用户：ttalli
基于FPGA设计的字符VGA LCD显示实验Verilog逻辑源码Quartus工程文件+文档说明,通过字符转换工具将字符转换为 8 进制 mif 文件存放到单端口的 ROM IP 核中，再从ROM 中把转换后的数据读取出来显示到 VGA 上，FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。module top( input clk, input rst_n, //vga output output vga_out_hs, //vga horizontal synchronization output vga_out_vs, //vga vertical synchronization output[4:0] vga_out_r, //vga red output[5:0] vga_out_g, //vga green output[4:0] vga_out_b //vga blue );wire video_clk;wire video_hs;wire video_vs;wire video_de;wire[7:0] video_r;wire[7:0] video_g;wire[7:0] video_b;wire osd_hs;wire osd_vs;wire osd_de;wire[7:0] osd_r;wire[7:0] osd_g;wire[7:0] osd_b;assign vga_out_hs = osd_hs;assign vga_out_vs = osd_vs;assign vga_out_r = osd_r[7:3]; //discard low bit dataassign vga_out_g = osd_g[7:2]; //discard low bit dataassign vga_out_b = osd_b[7:3]; //discard low bit data//generate video pixel clockvideo_pll video_pll_m0( .inclk0 (clk ), .c0 (video_clk ));color_bar color_bar_m0( .clk (video_clk ), .rst (~rst_n ), .hs (video_hs ), .vs (video_vs ), .de (video_de ), .rgb_r (video_r ), .rgb_g (video_g ), .rgb_b (video_b ));osd_display osd_display_m0( .rst_n (rst_n ), .pclk (video_clk ), .i_hs (video_hs ), .i_vs (video_vs ), .i_de (video_de ), .i_data ({video_r,video_g,video_b} ), .o_hs (osd_hs ), .o_vs (osd_vs ), .o_de (osd_de ), .o_data ({osd_r,osd_g,osd_b} ));endmodule
上传时间： 2021-12-18
上传用户：
基于FPGA设计的sdram读写测试实验Verilog逻辑源码Quartus工程文件+文档说明，DRAM选用海力士公司的 HY57V2562 型号,容量为的 256Mbit,采用了 54 引脚的TSOP 封装, 数据宽度都为 16 位, 工作电压为 3.3V,并丏采用同步接口方式所有的信号都是时钟信号。FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。timescale 1ps/1psmodule top(input clk,input rst_n,output[1:0] led,output sdram_clk, //sdram clockoutput sdram_cke, //sdram clock enableoutput sdram_cs_n, //sdram chip selectoutput sdram_we_n, //sdram write enableoutput sdram_cas_n, //sdram column address strobeoutput sdram_ras_n, //sdram row address strobeoutput[1:0] sdram_dqm, //sdram data enable output[1:0] sdram_ba, //sdram bank addressoutput[12:0] sdram_addr, //sdram addressinout[15:0] sdram_dq //sdram data);parameter MEM_DATA_BITS = 16 ; //external memory user interface data widthparameter ADDR_BITS = 24 ; //external memory user interface address widthparameter BUSRT_BITS = 10 ; //external memory user interface burst widthparameter BURST_SIZE = 128 ; //burst sizewire wr_burst_data_req; // from external memory controller,write data request ,before data 1 clockwire wr_burst_finish; // from external memory controller,burst write finish
标签： fpga sdram verilog quartus
上传时间： 2021-12-18
上传用户：
基于FPGA设计的vga显示测试实验Verilog逻辑源码Quartus工程文件+文档说明，FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。module top( input clk, input rst_n, //vga output output vga_out_hs, //vga horizontal synchronization output vga_out_vs, //vga vertical synchronization output[4:0] vga_out_r, //vga red output[5:0] vga_out_g, //vga green output[4:0] vga_out_b //vga blue );wire video_clk;wire video_hs;wire video_vs;wire video_de;wire[7:0] video_r;wire[7:0] video_g;wire[7:0] video_b;assign vga_out_hs = video_hs;assign vga_out_vs = video_vs;assign vga_out_r = video_r[7:3]; //discard low bit dataassign vga_out_g = video_g[7:2]; //discard low bit dataassign vga_out_b = video_b[7:3]; //discard low bit data//generate video pixel clockvideo_pll video_pll_m0( .inclk0(clk), .c0(video_clk));color_bar color_bar_m0( .clk(video_clk), .rst(~rst_n), .hs(video_hs), .vs(video_vs), .de(video_de), .rgb_r(video_r), .rgb_g(video_g), .rgb_b(video_b));endmodule
标签： fpga vga显示 verilog quartus
上传时间： 2021-12-19
上传用户：kingwide
MICRO HDMI TF卡 USBTYPE-C USB-侧立式 摄像头FPC-24P OLED屏模块AD集成库（原理图库+3D封装库），）.IntLib后缀文件，拆分后文件为PcbLib+SchLib格式，Altium Designer原理图库+PCB封装库，已验证使用，可以直接应用到你的项目开发。器件列表：ANT-Rainsun-AP5120AZ1045-04F BSN20BKR N-Channel 60 V 2.8 Ohm 310 mW 0.49 nC Surface Mount Trench MosFet - SOT-23ButtonTACT_3x4x2_180ButtonCP2102 USB转TTLESD-0402 ESDHDR2x4_2.54 HeaderLED_0402 LEDLM4871LP2992 LDOMIC Micro-HDMI Conn Micro HDMI RCP 19 POS 0.4mm Solder RA SMD 19 Terminal 1 Port Micro HDMI Embossed T/RNL27WZU04DF OLED-6432 显示屏OV2640 Header, 24-PinQuantum-Quark-Core RJ45座 RJ45座RT9011 TF卡座 8脚自弹USB-Type-C-TOP USB-WiFi-ANTUSB-侧立式 USB A Skt, Upright/Flag, R/A GF, W/kinked shell stake, tray电容-0402 Capacitor电容-0603 Capacitor电阻-0402 Resistor二极管-5B5817WS 40V晶振-4Pin-无源 2520无源选择跳线 Resistor
上传时间： 2022-01-09
上传用户：
PW2330 develops a high efficiency synchronous step down DC-DC converter capable of delivering3A output current. PW2330 operates over a wide input voltage range from 4.5V to 30V andintegrates main switch and synchronous switch with very low RDS(ON) to minimize the conductionloss. PW2330 adopts the proprietary instant PWM architecture to achieve fast transient responsesfor high step down applications and high efficiency at light loads. In addition, it operates atpseudo-constant frequency of 500kHz under continuous conduction mode to minimize the size ofinductor and capacitor
标签： pw2330
上传时间： 2022-02-11
上传用户：
The PW2312 is a high frequency, synchronous, rectified, step-down, switch-mode converter withinternal power MOSFETs. It offers a very compact solution to achieve a 1.5A peak output currentover a wide input supply range, with excellent load and line regulation.The PW2312 requires a minimal number of readily available, external components and is available ina space saving SOT23-6 package.
标签： pw2312
上传时间： 2022-02-11
上传用户：qingfengchizhu
PW2205 develops a high efficiency synchronous step-down DC-DC converter capable of delivering5A output current. PW2205 operates over a wide input voltage range from 4.5V to 30V andintegrates main switch and synchronous switch with very low RDS(ON) to minimize the conductionloss.PW2205 adopts the instant PWM architecture to achieve fast transient responses for high step downapplications and high efficiency at light loads. In addition, it operates at pseudo-constant frequencyof 500kHz under continuous conduction mode to minimize the size of inductor and capacitor
标签： pw2205
上传时间： 2022-02-11
上传用户：
The PW2163D is a high frequency, synchronous, rectified, step-down, switch-mode converter withinternal powerMOSFETs. It offers a very compact solution to provide a 3A continuous current over awide input supply range,with excellent load and line regulation.The PW2163D requires a minimal number of readily available, external components and is availablein a spacesaving SOT23-6 package
标签： pw2163d
上传时间： 2022-02-11
上传用户：
The PW2163 is a high efficiency 500 kHz synchronous step-down DC-DC converter capable ofdelivering 3A current. The PW2163 operates over a wide input voltage range from 4.5V to 18V andintegrates main switch and synchronous switch with very low RDS(ON) to minimize the conductionloss. Low output voltage ripple and small external inductor and capacitor sizes are achieved with 500kHz switching frequency. It adopts the instant PWM architecture to achieve fast transient responsesfor high step down applications
标签： pw2163
上传时间： 2022-02-11
上传用户：
