module MUX2_1c(out,a,b,sel); output out; input a,b,sel; assign out = sel ? b : a; endmodule
SEL-321 源代码
汇集 SEL-321 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
module MUX2_1c(out,a,b,sel); output out; input a,b,sel; assign out = sel ? b : a; endmodule
module MUX2_1c(out,a,b,sel); output out; input a,b,sel; assign out = sel ? b : a; endmodule
module MUX2_1c(out,a,b,sel); output out; input a,b,sel; assign out = sel ? b : a; endmodule
module MUX2_1c(out,a,b,sel); output out; input a,b,sel; assign out = sel ? b : a; endmodule
|_2sel1 in1 => out~0.DATAB in2 => out~0.DATAA sel => out~0.OUTPUTSELECT out
module _2sel1(in1,in2,sel,out); input in1; input in2; input sel; output out; assign out = (sel==1)?in1:in2; endmodule
module MUX2_1c(out,a,b,sel); output out; input a,b,sel; assign out = sel ? b : a; endmodule
|mux64_8 a[0] => data~55.DATAB a[1] => data~54.DATAB a[2] => data~53.DATAB a[3] => data~52.DATAB a[4] => data~51.DATAB a[5] …
module MUX2_1c(out,a,b,sel); output out; input a,b,sel; assign out = sel ? b : a; endmodule