mux2_1c.v

《Verilog HDL 程序设计教程》4

module MUX2_1c(out,a,b,sel);
output out;
input a,b,sel;
assign out = sel ? b : a;
endmodule