源码文件
NET 12 1 0 COMPONENT 15 0 0 ATTRIBUTE 14 0 0 LABEL 1…
Libero+SoC 源代码
汇集 Libero+SoC 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 284 份
全站深度检索
共匹配 284 份工程资源
· 第 7 / 29 页
源码文件
# Reading C:/Libero/Model/tcl/vsim/pref.tcl # do run.do # ** Warning: (vlib-34) Library already exists at "../simulation/posts…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini apa = C:/Libero/Model/actel/VHDL/apa postsynth = ../simulation/postsynth presyn…
源码文件
unit u_resto_valuta; interface uses Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs, StdCtrls…
源码文件
unit u_resto_valuta; interface uses Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs, StdCtrls…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3 = $MODEL_TECH/../actel/vlog/proasic3 syncad_vhdl_li…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3 = $MODEL_TECH/../actel/vlog/proasic3 syncad_vhdl_lib …
源码文件
License checkout: synplify_pc Starting: e:\Libero\Synplify\Synplify_862H\bin\mbin\synplify.exe Install: e:\Libero\Synpl…
源码文件
Marco Marco on backup system Web Master
源码文件
.\" Tradotto dal 15 agosto 2002 da .\" Marco Ciampa .\" Chi vuole contribuire aggiunga il nome qui sotto. .\" .\" Come tutte …