源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusio…
Libero+SoC 源代码
汇集 Libero+SoC 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 284 份
全站深度检索
共匹配 284 份工程资源
· 第 6 / 29 页
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusio…
源码文件
#Build: Synplify 9.4A1, Build 169R, Jun 11 2008 #install: D:\Actel\Libero\Libero_v8.4\Synplify\synplify_94A1 #OS: 6.0 #Hostnam…
源码文件
NET 12 1 0 COMPONENT 15 0 0 ATTRIBUTE 14 0 0 LABEL 1…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusio…
源码文件
unit u_resto_valuta; interface uses Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs, StdCtrls…
源码文件
Marco Marco on backup system Web Master
源码文件
NET 12 1 0 COMPONENT 15 0 0 ATTRIBUTE 14 0 0 LABEL 1…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3 = C:/Libero/Designer/lib/modelsim/precompiled/vhdl/proasic3 syncad_vhdl…
源码文件
C:\Documents and Settings\BySky\My Documents\4bitcomp\hdl\4bitcomp.vhd C:\Libero\WFL\