代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/248342/12582120
qmsg div.map.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info:
www.eeworm.com/read/248071/12603744
exe unary_and.exe
function verilog_unary_and(val: Bit_Vector)
return bit is
variable result: bit ;
begin
result:=val(0);
for i in 1 to (val'length-1) loop
result := result and val(i);
end loop;
www.eeworm.com/read/248071/12603757
exe unary_or.exe
function verilog_unary_or(val: Bit_Vector)
return bit is
variable result: bit ;
begin
result:=val(0);
for i in 1 to (val'length-1) loop
result := result or val(i);
end loop;
re
www.eeworm.com/read/334413/12604045
qmsg uart_clk.fit.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0}
{ "I
www.eeworm.com/read/237764/13932657
qsf myadder.qsf
# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu
www.eeworm.com/read/235010/14088954
nlf ddr_command_timesim.nlf
Release 6.2i - netgen G.28
Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved.
Loading device database for application netgen from file "ddr_command.ncd".
"ddr_command" is an NCD, version 2
www.eeworm.com/read/235010/14088992
cmd_log ddr_command.cmd_log
xst -intstyle ise -ifn __projnav/ddr_command.xst -ofn ddr_command.syr
xst -intstyle ise -ifn __projnav/ddr_command.xst -ofn ddr_command.syr
ngdbuild -intstyle ise -dd f:\ise_test/_ngo -i -p xc2s200
www.eeworm.com/read/235010/14089019
par_nlf ddr_command.par_nlf
Release 6.2i - netgen G.28
Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved.
Loading device database for application netgen from file "ddr_command.ncd".
"ddr_command" is an NCD, version 2
www.eeworm.com/read/235010/14089050
gfl ise_test.gfl
# XST (Creating Lso File) :
ddr_command.lso
# xst flow : RunXST
ddr_command.syr
ddr_command.prj
ddr_command.sprj
ddr_command.ana
ddr_command.stx
ddr_command.cmd_log
ddr_command.ngc
ddr_comm
www.eeworm.com/read/202015/15391141
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity and16 is
port(
y : out vl_logic_vector(15 downto 0);
in1 : in vl_logic_vector(15 downto 0)
);