代码搜索：verilog hdl 是什么？

找到约 10,000 项符合「verilog hdl 是什么？」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/465033/7064420

qsf shifter.qsf

# Copyright (C) 1991-2007 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/465036/7064680

qsf alu.qsf

# Copyright (C) 1991-2007 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/426573/7088358

qsf edge.qsf

# Copyright (C) 1991-2008 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/340731/7107343

qmsg clock.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info:
·
www.eeworm.com/read/340731/7107390

qmsg clock.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info:
·
www.eeworm.com/read/264839/7110859

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity half_add1 is port( a : in vl_logic; b : in vl_logic; sum : out vl_logic
·
www.eeworm.com/read/264839/7110865

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity booth is port( h : in vl_logic_vector(7 downto 0); b0 : out vl_logic_vector(2 downto 0);
·
www.eeworm.com/read/264839/7110883

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity full_add1 is port( a : in vl_logic; b : in vl_logic; cin : in vl_logic
·
www.eeworm.com/read/202892/7122306

crp coregen.crp

NEWPROJECT j:\projects\ise\arch_wzd_demo SETPROJECT j:\projects\ise\arch_wzd_demo SET BusFormat = BusFormatAngleBracket SET XilinxFamily = Virtex2P SET FlowVendor = Foundation_iSE SET DesignFlow
·
www.eeworm.com/read/457011/7335415

qmsg hao.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I
·