代码搜索结果

#!/bin/csh ncverilog \ +define+TEST_BENCH \ \ ../verilog/core/alu.v \ ../verilog/core/presclr_wdt.v \ ../verilog/core/risc_core.v \ ../verilog/core/primitives.v \

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Qua

Version 6.1 Build 201 11/27/2006 SJ Full Version 35 1916 OFF OFF OFF OFF ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Paths -- --

# Copyright (C) 1991-2007 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

m255 cModel Technology dE:\刘韬\MY_WORK\FPGA\程序\I2C vglbl I;3bdO6U;R_i?oXm0zZ=6m3 V]6_PH00iDgcD`AVz9`gA:0 w1059855545 FC:/Program Files/Xilinx/verilog/src/glbl.v L0 5 OE;L;5.7e;17 r1 31 vi2c_slave_model

Selecting top level module demo_amba Synthesizing module qmipsesp Synthesizing module hsckmux Synthesizing module gclkbuff_25um Synthesizing module ahb_master @W:"\\Judd_ql_dallas\D\mips\ahb\inte

library verilog; use verilog.vl_types.all; entity sram_ctrl is port( addr : in vl_logic_vector(7 downto 0); clk : in vl_logic; dout

read -format verilog /home/iroi/csa_float_multiplier/multiply_24bit.v read -format verilog /home/iroi/csa_float_multiplier/csa_mult_8m24.v read -format verilog /home/iroi/csa_float_multiplier/ex

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any