代码搜索结果

# Copyright (C) 1991-2007 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus

library verilog; use verilog.vl_types.all; entity s_2_p is port( paral_data : out vl_logic_vector(7 downto 0); cnt : in vl_logic_vector(2 downto 0);

library verilog; use verilog.vl_types.all; entity demux is port( rst : in vl_logic; clk : in vl_logic; clk1 : in vl_logic;

Version 7.2 Build 151 09/26/2007 SJ Full Version 31 2631 OFF OFF OFF OFF ON ON OFF FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Pat

# Copyright (C) 1991-2007 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

library verilog; use verilog.vl_types.all; entity top_encode is port( clk : in vl_logic; rst : in vl_logic; datain : in vl_logi

library verilog; use verilog.vl_types.all; entity top is generic( idle : integer := 0; get_data : integer := 1; cal_max : integer := 2; ge

library verilog; use verilog.vl_types.all; entity s_to_p is generic( idle : integer := 0; bit7 : integer := 1; bit6 : integer := 2;