代码搜索结果

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}

library verilog; use verilog.vl_types.all; entity my_clock_tb is generic( led_out_0 : integer := 126; led_out_1 : integer := 48; led_out_2 : integer := 10

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus

sch2verilog -intstyle ise -family spartan3 -w top.sch top.vf xst -intstyle ise -ifn __projnav/top.xst -ofn top.syr sch2verilog -intstyle ise -family spartan3 -w top.sch top.vf xst -intstyle ise

library verilog; use verilog.vl_types.all; entity BitStream2SPIAdapter is port( Clock50MHzDCM : in vl_logic; Clock20MHzDCM : in vl_logic; RST : out

library verilog; use verilog.vl_types.all; entity SPIController is generic( S_LoadDatafromSRC: integer := 1; S_SetDataFlag : integer := 2; S_DataFlagDecision: integer :=

JDF E // Created by ISE ver 1.0 PROJECT clock DESIGN clock Normal DEVKIT xc2s100-5pq208 DEVFAM spartan2 FLOW XST Verilog MODULE clock.v MODSTYLE clock Normal [STRATEGY-LIST] Normal=True, 1

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any

library verilog; use verilog.vl_types.all; entity encode34_s is port( data_in : in vl_logic; data_out_s : out vl_logic; nd : in vl_logi