代码搜索：Process
找到约 10,000 项符合「Process」的源代码
代码结果 10,000
www.eeworm.com/read/487908/6501845
vhd 一个简单的uart.vhd
----------------------------------------------------------------
--
-- Copyright (c) 1992,1993,1994, Exemplar Logic Inc. All rights reserved.
--
-------------------------------------------------------
www.eeworm.com/read/487966/6502936
txt 新建 文本文档.txt
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
entity ctr is
port(clk:in std_logic;
bell_2:in std_logic;
reset,cnt,updown,set,set
www.eeworm.com/read/487966/6502943
bak ctr.vhd.bak
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
entity ctr is
port(clk:in std_logic;
bell_2:in std_logic;
reset,cnt,updown,set,set
www.eeworm.com/read/487966/6502945
vhd ctr.vhd
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
entity ctr is
port(clk:in std_logic;
bell_2:in std_logic;
reset,cnt,updown,set,set
www.eeworm.com/read/488006/6503535
plg zlg7289.plg
礦ision3 Build Log
Project:
C:\Documents and Settings\Administrator\桌面\soft\官\zlg7289\zlg7289.uv2
Project File Date: 05/13/2009
Output:
Build t
www.eeworm.com/read/487590/6506020
vhd t153.vhd
--
-- This file implements Latch inference on variables in a combinational
-- process. The variable TMP is read before assigned a value to. Hence
-- implying a latch memory element.
--
entity T
www.eeworm.com/read/487590/6506037
vhd t172.vhd
--
-- This file tests support for resource sharing whith mutually exclusive expressions.
-- Only one adder and mux should result from this code.
--
entity TEST is
port( SEL : in bit;
www.eeworm.com/read/487590/6506040
vhd t192.vhd
--
-- This example represents a 64 bit parity generator. The following code
-- implies a 32 * (xor time unit) + 1 delay due to its structure based on a double
-- for loop. The test case t191.vhd il
www.eeworm.com/read/487590/6506048
vhd t151.vhd
--
-- This file implements Latch inference on signals in a combinational
-- process using incomplete assignment. The synthesis report should account for one latch.
--
entity TEST is
port( D,
www.eeworm.com/read/487590/6506054
vhd t158.vhd
--
-- This file tests Support for ' wait until clk='1' ' for edge detection.
--
entity TEST is
port( D, CLK : in bit;
Q : out bit);
end TEST;
architecture T158 of TEST is
begin
pr