代码搜索结果

-------------------------------------------------------------------------------------------------------------------- --实验题号 : Ex2-3 --项目名称 : 4bit减法器 --文件名 : FourBitSuber.vhd --作者 : 田

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity lcd is Port ( clk : in std_logic; --3.125MHZ FROM div16 Module

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity lcd is Port ( clk : in std_logic; --3.125MHZ FROM div16 Module

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity light is port(clk:in std_logic; q1:out std_logic_vector(5 downto 0)); end

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity aa is port( a: in unsigned(3 downto 0); b: in unsigned(3 downto 0); cin:in

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.all; entity addern8 Is GENERIC(datawidth:Integer:=8); port( cin : in std_logic; a: in std_logic_vector(datawidth-1

LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY mux3_8 is PORT( a, b, c, d,e,f,g,h: IN STD_LOGIC; --输入8路。 s: IN STD_LOGIC_VECTOR(2 DOWNTO 0); --地址信号

LIBRARY IEEE; USE IEEE.std_logic_1164.ALL; ENTITY and8 IS PORT( a1,a2,a3,a4,a5,a6,a7,a8 : IN STD_LOGIC; y : OUT STD_LOGIC); END and8; ARCHITECTURE behavier OF and8 IS BEGIN y

Library IEEE ; USE IEEE.STD_LOGIC_1164.all; USE IEEE.STD_LOGIC_ARITH.all; ENTITY freqdetect_top IS PORT(clk : IN STD_LOGIC; --clk时钟 sign : IN STD_LOGIC; --待测信

LIBRARY IEEE; USE ieee.std_logic_1164.all; entity add is port ( x:in std_logic_vector(3 downto 0); --部分积1011 s:in std_logic_vector(3 downto 0); --pA1011 l:in std_logic; --单个乘数0 m