代码搜索结果

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity piso8 is port( clk,notready:in std_logic; dataout:in std_logic_vector(7 downto 0); data:out std_logic);

library ieee; use ieee.std_logic_1164.all; entity sel_7 is port(d :in std_logic_vector(6 downto 0); y :out std_logic); end sel_7; architecture sel_7x of sel_7 is begin

library ieee; use ieee.std_logic_1164.all; uns ieee.std_logic_unsigned.all; entity TDMA IS port(clk,ena, a0,a1,a2,a3,a4,a5,a6,a7, b0,b1,b2,b3,b4,b5,b6,b7, c0,c1,c2,c3,c4,c5,c6,c7, d0,d1,d2,d

library verilog; use verilog.vl_types.all; entity Processor is port( clk : in vl_logic; reset : in vl_logic; IorD : in vl_logic

library verilog; use verilog.vl_types.all; entity controller is port( clk : in vl_logic; reset : in vl_logic; op : in vl_logi

library verilog; use verilog.vl_types.all; entity datapath is port( clk : in vl_logic; reset : in vl_logic; memtoreg : in vl_logic;

LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY mine4 IS PORT(clk:IN STD_LOGIC;--时钟输入线 set,clr,up,down,zu,zd:IN STD_LOGIC;-

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; ------------------------------------------------------------------------ -- File : f128x4_25um.tb -- Design Date: Jun

-------------------------------------------------------------------------------- -- -- File : gcnte5_3.vhd -- Last Modification: 06/26/2001 -- -- Created In SpDE Version: SpDE 8.22 -- Author : R

-------------------------------------------------------------------------------- -- -- File : rgec5_1r.vhd -- Last Modification: 06/26/2001 -- -- Created In SpDE Version: SpDE 8.22 -- Author : R