代码搜索：Loading

找到约 8,789 项符合「Loading」的源代码

代码结果 8,789
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/374512/9401264

transcript

# Reading D:/Modeltech_6.0/tcl/vsim/pref.tcl # do testclock1.fdo # ** Warning: (vlib-34) Library already exists at "work". # Model Technology ModelSim SE vcom 6.0 Compiler 2004.08 Aug 19 2004 #
·
www.eeworm.com/read/374512/9401395

drc clock.drc

WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXN_56 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-fl
·
www.eeworm.com/read/176855/9482341

drc cpu.drc

WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net u3_u1__n0002 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into
·
www.eeworm.com/read/363059/9969553

h loader.h

/*0001*//* /*0002./ * Copyright (c) 1998-2001 Sun Microsystems, Inc. All Rights Reserved. /*0003./ * /*0004./ * This software is the confidential and proprietary information of Sun /*0005./ * Mic
·
www.eeworm.com/read/167058/9982751

xmsgs bitgen.xmsgs

·
www.eeworm.com/read/167058/9982798

drc seg.drc

WARNING:PhysDesignRules:372 - Gated clock. Clock net minute10 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-f
·
www.eeworm.com/read/167052/9983165

drc top.drc

WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net u1_ramclk is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
·
www.eeworm.com/read/196029/6934543

transcript

# Reading G:/Program Files/Modeltech_6.0/win32/../tcl/vsim/pref.tcl # // ModelSim SE 6.0 Aug 19 2004 # // # // Copyright Mentor Graphics Corporation 2004 # // All Rights Reserved.
·
www.eeworm.com/read/201480/6967015

txt flare_alpha notes.txt

The flare_alpha.dds was created by loading a plain white bitmap image "block.bmp" into the DX Tex tool. Then we loaded flare.bmp into its alpha channel.
·
www.eeworm.com/read/464438/7158400

drc top_fpga_demo.drc

WARNING:PhysDesignRules:372 - Gated clock. Clock net u8/_n0001 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-
·