📄 _info
字号:
m255K313cModel TechnologyZ0 dF:\My Project\Verilog HDL\UART\uart_rxd\simulation\modelsimvuart_rxdV:NI`;^GXm;PL;EacmZ4Oa2r131IYOHQa`_GhjdGb>N^ZmlCJ0w12420424868F:/My Project/Verilog HDL/UART/uart_rxd/simulation/modelsim/uart_rxd.voFF:/My Project/Verilog HDL/UART/uart_rxd/simulation/modelsim/uart_rxd.voL0 31Z1 OV;L;6.4a;39Z2 o-work work -nocovercells -O0!s101 -O0!s85 0!s100 C;804GVKZU[;[LJRMk8`d2Euart_rxd_vhd_check_tstZ3 !s101 -O0 -O0 -O0 -O0 -O0 -O0 -O0 -O0 -O0 -O0Z4 w1242042424Z5 DPx4 work 21 uart_rxd_vhd_tb_types 0 22 ^MNgM5jJAYozg10cYGaN10Z6 DPx3 std 6 textio 0 22 m2KQDRRhmF833<<DjYdL70Z7 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2Z8 8F:/My Project/Verilog HDL/UART/uart_rxd/simulation/modelsim/work/uart_rxd.vhtZ9 FF:/My Project/Verilog HDL/UART/uart_rxd/simulation/modelsim/work/uart_rxd.vhtl0L181VkFL3^aP:d[n>Gh?9PI7=n1Z10 OV;C;6.4a;39R332Z11 o-work work -2002 -explicit -O0Z12 tExplicit 1!s100 i^PM3E]`5VE9CD174f^4K3Aovec_archR5R6R7DEx4 work 22 uart_rxd_vhd_check_tst 0 22 kFL3^aP:d[n>Gh?9PI7=n1l203L192V83T1[Y7OT;@e>a4`1AnED0R1032Z13 Mx3 4 ieee 14 std_logic_1164Z14 Mx2 3 std 6 textioZ15 Mx1 4 work 21 uart_rxd_vhd_tb_typesR11R12!s100 Z@@h<zKFl9dioYoXZ4aJY3Euart_rxd_vhd_sample_tstR3R4R6R5R7R8R9l0L145VA6OHi;E74`M`bPTSK@ZK91R10R332R11R12!s100 fej5IaF;1[][>2T@ZShod1Asample_archR6R5R7DEx4 work 23 uart_rxd_vhd_sample_tst 0 22 A6OHi;E74`M`bPTSK@ZK91l156L153VmQ>=>=>:45ccF==4XaQBH1R1032R13Mx2 4 work 21 uart_rxd_vhd_tb_typesZ16 Mx1 3 std 6 textioR11R12!s100 2Udz>>6MKF7A?aj=TJgS@1Puart_rxd_vhd_tb_types!s101 -O0 -O0 -O0 -O0 -O0 -O0 -O0 -O0R6R7R4R8R9l0L34V^MNgM5jJAYozg10cYGaN10R10!s101 -O0 -O0 -O0 -O0 -O0 -O032b1Z17 Mx2 4 ieee 14 std_logic_1164R16R11R12!s100 `5@Wz<cF1`SeNH8Z_3JjS0BbodyDBx4 work 21 uart_rxd_vhd_tb_types 0 22 ^MNgM5jJAYozg10cYGaN10R6R7l0L58VI[30FQMgRE^PRb0ICVXo41R1032R17R16R11R12nbody!s100 G^<n8`bCTZ`<=G3I[9@nX1Euart_rxd_vhd_vec_tstR3R4R5R6R7R8R9l0L389VO=J?B7KSMeBQ]O6A:GQI70R10R332R11R12!s100 nYd2AZ@?iE4fTl6zP=Fcn1Auart_rxd_archR5R6R7DEx4 work 20 uart_rxd_vhd_vec_tst 0 22 O=J?B7KSMeBQ]O6A:GQI70l425L391V<@1J5XD;LYzdZOR8:^m:C0R1032R13R14R15R11R12!s100 S;Z[F`3ka4^7i?2QJM4Nb3vuart_rxd_vlg_check_tst!s100 0jn2:il<C>0?>koQz`g=B2I4_TzD4CC6gaB]aWPFTGh?2V>[mGoOPc8P>T<E2Y@_A7n2Z18 w1242042414Z19 8F:/My Project/Verilog HDL/UART/uart_rxd/simulation/modelsim/work/uart_rxd.vtZ20 FF:/My Project/Verilog HDL/UART/uart_rxd/simulation/modelsim/work/uart_rxd.vtL0 59R1r1!s85 031R2vuart_rxd_vlg_sample_tst!s100 0lC;R=FP@`zh2`e<En=og0ISdl7E0^gL1aF88B`fjoRB2Vi>KJcP2OfOnHM4?I@=?CN3R18R19R20L0 29R1r1!s85 031R2vuart_rxd_vlg_vec_tst!s100 [?kUc0bEOhLl4PeF[1CI61Ia6?;NQPPj;[SGG0P_]QR]2VU3P_:l@?K=jcoJLO3Qb8m3R18R19R20L0 330R1r1!s85 031R2⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -