research.fit.eqn

用vhdl语言实现2DPSK数字传输

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--C1_q[0] is generate_led:comb_5|q[0] at LC_X9_Y7_N3
--operation mode is normal

C1_q[0]_lut_out = C1_q[1] # !reset;
C1_q[0] = DFFEAS(C1_q[0]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E8_pass is test_pass_buffer_8bit:comb_6|pass_buffer:comb_11|pass at LC_X10_Y4_N9
--operation mode is normal

E8_pass_lut_out = !E8_pass;
E8_pass = DFFEAS(E8_pass_lut_out, !B1_state.s2, VCC, , , , , , );


--E1L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_4|dout~12 at LC_X8_Y10_N1
--operation mode is normal

E1_out1_qfbk = E1_out1;
E1L1 = E8_pass & (E1_out1_qfbk) # !E8_pass & C1_q[0];

--E1_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_4|out1 at LC_X8_Y10_N1
--operation mode is normal

E1_out1 = DFFEAS(E1L1, GLOBAL(E8_pass), VCC, , , C1_q[0], , , VCC);


--C1_q[1] is generate_led:comb_5|q[1] at LC_X9_Y7_N5
--operation mode is normal

C1_q[1]_lut_out = reset & (C1_q[2]);
C1_q[1] = DFFEAS(C1_q[1]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E2L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_5|dout~12 at LC_X8_Y10_N2
--operation mode is normal

E2_out1_qfbk = E2_out1;
E2L1 = E8_pass & (E2_out1_qfbk) # !E8_pass & C1_q[1];

--E2_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_5|out1 at LC_X8_Y10_N2
--operation mode is normal

E2_out1 = DFFEAS(E2L1, GLOBAL(E8_pass), VCC, , , C1_q[1], , , VCC);


--C1_q[2] is generate_led:comb_5|q[2] at LC_X9_Y7_N9
--operation mode is normal

C1_q[2]_lut_out = C1_q[3] # !reset;
C1_q[2] = DFFEAS(C1_q[2]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E3L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_6|dout~12 at LC_X8_Y10_N3
--operation mode is normal

E3_out1_qfbk = E3_out1;
E3L1 = E8_pass & (E3_out1_qfbk) # !E8_pass & C1_q[2];

--E3_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_6|out1 at LC_X8_Y10_N3
--operation mode is normal

E3_out1 = DFFEAS(E3L1, GLOBAL(E8_pass), VCC, , , C1_q[2], , , VCC);


--C1_q[3] is generate_led:comb_5|q[3] at LC_X9_Y7_N6
--operation mode is normal

C1_q[3]_lut_out = reset & (C1_q[4]);
C1_q[3] = DFFEAS(C1_q[3]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E4L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_7|dout~12 at LC_X9_Y10_N0
--operation mode is normal

E4_out1_qfbk = E4_out1;
E4L1 = E8_pass & (E4_out1_qfbk) # !E8_pass & C1_q[3];

--E4_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_7|out1 at LC_X9_Y10_N0
--operation mode is normal

E4_out1 = DFFEAS(E4L1, GLOBAL(E8_pass), VCC, , , C1_q[3], , , VCC);


--C1_q[4] is generate_led:comb_5|q[4] at LC_X9_Y7_N8
--operation mode is normal

C1_q[4]_lut_out = reset & C1_q[5];
C1_q[4] = DFFEAS(C1_q[4]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E5L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_8|dout~12 at LC_X9_Y10_N1
--operation mode is normal

E5_out1_qfbk = E5_out1;
E5L1 = E8_pass & (E5_out1_qfbk) # !E8_pass & C1_q[4];

--E5_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_8|out1 at LC_X9_Y10_N1
--operation mode is normal

E5_out1 = DFFEAS(E5L1, GLOBAL(E8_pass), VCC, , , C1_q[4], , , VCC);


--C1_q[5] is generate_led:comb_5|q[5] at LC_X9_Y7_N0
--operation mode is normal

C1_q[5]_lut_out = C1_q[6] # !reset;
C1_q[5] = DFFEAS(C1_q[5]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E6L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_9|dout~12 at LC_X9_Y10_N2
--operation mode is normal

E6_out1_qfbk = E6_out1;
E6L1 = E8_pass & (E6_out1_qfbk) # !E8_pass & C1_q[5];

--E6_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_9|out1 at LC_X9_Y10_N2
--operation mode is normal

E6_out1 = DFFEAS(E6L1, GLOBAL(E8_pass), VCC, , , C1_q[5], , , VCC);


--C1_q[6] is generate_led:comb_5|q[6] at LC_X9_Y7_N2
--operation mode is normal

C1_q[6]_lut_out = reset & (C1_q[7]);
C1_q[6] = DFFEAS(C1_q[6]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E7L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_10|dout~12 at LC_X9_Y10_N3
--operation mode is normal

E7_out1_qfbk = E7_out1;
E7L1 = E8_pass & (E7_out1_qfbk) # !E8_pass & C1_q[6];

--E7_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_10|out1 at LC_X9_Y10_N3
--operation mode is normal

E7_out1 = DFFEAS(E7L1, GLOBAL(E8_pass), VCC, , , C1_q[6], , , VCC);


--C1_q[7] is generate_led:comb_5|q[7] at LC_X9_Y7_N1
--operation mode is normal

C1_q[7]_lut_out = C1_q[0] # !reset;
C1_q[7] = DFFEAS(C1_q[7]_lut_out, GLOBAL(clk), VCC, , , , , , );


--E8L1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_11|dout~12 at LC_X10_Y10_N1
--operation mode is normal

E8_out1_qfbk = E8_out1;
E8L1 = E8_pass & (E8_out1_qfbk) # !E8_pass & C1_q[7];

--E8_out1 is test_pass_buffer_8bit:comb_6|pass_buffer:comb_11|out1 at LC_X10_Y10_N1
--operation mode is normal

E8_out1 = DFFEAS(E8L1, GLOBAL(E8_pass), VCC, , , C1_q[7], , , VCC);


--B1_state.s2 is key_buffer:comb_4|state.s2 at LC_X10_Y4_N8
--operation mode is normal

B1_state.s2_lut_out = !change & B1_state.s1;
B1_state.s2 = DFFEAS(B1_state.s2_lut_out, GLOBAL(clk), VCC, , , , , , );


--B1_state.s1 is key_buffer:comb_4|state.s1 at LC_X10_Y4_N6
--operation mode is normal

B1_state.s1_lut_out = !change & (!B1_state.start);
B1_state.s1 = DFFEAS(B1_state.s1_lut_out, GLOBAL(clk), VCC, , , , , , );


--B1_state.start is key_buffer:comb_4|state.start at LC_X10_Y4_N1
--operation mode is normal

B1_state.start_lut_out = B1_state.start & !B1_state.s1 & B1L5 # !change;
B1_state.start = DFFEAS(B1_state.start_lut_out, GLOBAL(clk), VCC, , , , , , );


--B1_state.s3 is key_buffer:comb_4|state.s3 at LC_X10_Y4_N4
--operation mode is normal

B1_state.s3_lut_out = !change & (B1_state.s3 # B1_state.s2);
B1_state.s3 = DFFEAS(B1_state.s3_lut_out, GLOBAL(clk), VCC, , , , , , );


--B1L5 is key_buffer:comb_4|state~96 at LC_X10_Y4_N0
--operation mode is normal

B1L5 = !B1_state.s3 & !B1_state.s2;


--reset is reset at PIN_43
--operation mode is input

reset = INPUT();


--clk is clk at PIN_18
--operation mode is input

clk = INPUT();


--change is change at PIN_42
--operation mode is input

change = INPUT();


--led_out[0] is led_out[0] at PIN_131
--operation mode is output

led_out[0] = OUTPUT(E1L1);


--led_out[1] is led_out[1] at PIN_130
--operation mode is output

led_out[1] = OUTPUT(E2L1);


--led_out[2] is led_out[2] at PIN_129
--operation mode is output

led_out[2] = OUTPUT(E3L1);


--led_out[3] is led_out[3] at PIN_127
--operation mode is output

led_out[3] = OUTPUT(E4L1);


--led_out[4] is led_out[4] at PIN_125
--operation mode is output

led_out[4] = OUTPUT(E5L1);


--led_out[5] is led_out[5] at PIN_124
--operation mode is output

led_out[5] = OUTPUT(E6L1);


--led_out[6] is led_out[6] at PIN_123
--operation mode is output

led_out[6] = OUTPUT(E7L1);


--led_out[7] is led_out[7] at PIN_122
--operation mode is output

led_out[7] = OUTPUT(E8L1);