dpsk.fit.eqn

用vhdl语言实现2DPSK数字传输

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--Y1_lcd_select is lcdcont:inst1|lcd:mylcd|lcd_select at LC_X10_Y10_N3
--operation mode is normal

Y1_lcd_select_lut_out = Y1_state.code_address1 # Y1L36 # Y1_lcd_select & Y1L46;
Y1_lcd_select = DFFEAS(Y1_lcd_select_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, , , , );


--X1_clockout is lcdcont:inst1|clockdiv:div|clockout at LC_X12_Y3_N6
--operation mode is normal

X1_clockout_lut_out = !X1_clockout;
X1_clockout = DFFEAS(X1_clockout_lut_out, GLOBAL(clk_50MHz), VCC, , X1L16, , , , );


--W1_q[4] is DPSK_shell:inst|demodulate:comb_10|shift_detect:comb_4|my_shift_reg:comb_6|q[4] at LC_X8_Y4_N5
--operation mode is normal

W1_q[4]_lut_out = channel_choice_m & (G1_q[0]) # !channel_choice_m & din_m2;
W1_q[4] = DFFEAS(W1_q[4]_lut_out, J1L7, VCC, , , , , , );


--V1_a is DPSK_shell:inst|demodulate:comb_10|shift_detect:comb_4|a at LC_X11_Y4_N8
--operation mode is normal

W1_q[0]_qfbk = W1_q[0];
V1_a = W1_q[0]_qfbk $ W1_q[4];

--W1_q[0] is DPSK_shell:inst|demodulate:comb_10|shift_detect:comb_4|my_shift_reg:comb_6|q[0] at LC_X11_Y4_N8
--operation mode is normal

W1_q[0] = DFFEAS(V1_a, J1L7, VCC, , , W1L3Q, , , VCC);


--F1_q[0] is DPSK_shell:inst|generate_a:comb_7|q[0] at LC_X7_Y4_N0
--operation mode is normal

F1_q[0]_lut_out = !E1_state.s2 & (F1_q[1]);
F1_q[0] = DFFEAS(F1_q[0]_lut_out, GLOBAL(D1L24), VCC, , , , , , );


--N01_pass is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_11|pass at LC_X8_Y7_N2
--operation mode is normal

N01_pass_lut_out = !N01_pass;
N01_pass = DFFEAS(N01_pass_lut_out, !E2_state.s2, VCC, , , , , , );


--N2L1 is DPSK_shell:inst|pass_buffer:u6|dout~42 at LC_X8_Y7_N9
--operation mode is normal

N2_out1_qfbk = N2_out1;
N2L1 = N01_pass & (N2_out1_qfbk) # !N01_pass & (W1_q[4] $ W1_q[0]);

--N2_out1 is DPSK_shell:inst|pass_buffer:u6|out1 at LC_X8_Y7_N9
--operation mode is normal

N2_out1 = DFFEAS(N2L1, N01_pass, VCC, , , V1_a, , , VCC);


--L1L1 is DPSK_shell:inst|channel_choice:u1|q~8 at LC_X8_Y7_N7
--operation mode is normal

L1L1 = channel_choide_a & (F1_q[0]) # !channel_choide_a & din_a2;


--N1L1 is DPSK_shell:inst|pass_buffer:u5|dout~42 at LC_X8_Y7_N8
--operation mode is normal

N1_out1_qfbk = N1_out1;
N1L1 = N01_pass & N1_out1_qfbk # !N01_pass & (L1L1);

--N1_out1 is DPSK_shell:inst|pass_buffer:u5|out1 at LC_X8_Y7_N8
--operation mode is normal

N1_out1 = DFFEAS(N1L1, N01_pass, VCC, , , L1L1, , , VCC);


--Y1_lcd_data[7] is lcdcont:inst1|lcd:mylcd|lcd_data[7] at LC_X10_Y10_N4
--operation mode is normal

Y1_lcd_data[7]_lut_out = GND;
Y1_lcd_data[7] = DFFEAS(Y1_lcd_data[7]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, Y1_state.position, , , VCC);


--Y1_lcd_data[6] is lcdcont:inst1|lcd:mylcd|lcd_data[6] at LC_X10_Y9_N4
--operation mode is normal

Y1_lcd_data[6]_lut_out = !Y1L56;
Y1_lcd_data[6] = DFFEAS(Y1_lcd_data[6]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, , , , );


--Y1_lcd_data[5] is lcdcont:inst1|lcd:mylcd|lcd_data[5] at LC_X10_Y9_N9
--operation mode is normal

Y1_lcd_data[5]_lut_out = GND;
Y1_lcd_data[5] = DFFEAS(Y1_lcd_data[5]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, Y1_state.setfunc, , , VCC);


--Y1_lcd_data[4] is lcdcont:inst1|lcd:mylcd|lcd_data[4] at LC_X8_Y8_N4
--operation mode is normal

Y1_lcd_data[4]_lut_out = Y1L66 # Y1_state.setfunc # Y1L03 & Y1L76;
Y1_lcd_data[4] = DFFEAS(Y1_lcd_data[4]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, , , , );


--Y1_lcd_data[3] is lcdcont:inst1|lcd:mylcd|lcd_data[3] at LC_X9_Y7_N5
--operation mode is normal

Y1_lcd_data[3]_lut_out = Y1_state.home # Y1L86 # Y1L23 & Y1L76;
Y1_lcd_data[3] = DFFEAS(Y1_lcd_data[3]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, , , , );


--Y1_lcd_data[2] is lcdcont:inst1|lcd:mylcd|lcd_data[2] at LC_X5_Y7_N4
--operation mode is normal

Y1_lcd_data[2]_lut_out = Y1L07 # !Y1_count[1] & !Y1_count[2] & Y1L76;
Y1_lcd_data[2] = DFFEAS(Y1_lcd_data[2]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, , , , );


--Y1_lcd_data[1] is lcdcont:inst1|lcd:mylcd|lcd_data[1] at LC_X9_Y7_N0
--operation mode is normal

Y1_lcd_data[1]_lut_out = Y1_state.setmode # Y1L17 # !Y1L54 & Y1L76;
Y1_lcd_data[1] = DFFEAS(Y1_lcd_data[1]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, , , , );


--Y1_lcd_data[0] is lcdcont:inst1|lcd:mylcd|lcd_data[0] at LC_X10_Y8_N0
--operation mode is normal

Y1_lcd_data[0]_lut_out = Y1_state.clear # Y1L27 # Y1L76 & !Y1L75;
Y1_lcd_data[0] = DFFEAS(Y1_lcd_data[0]_lut_out, GLOBAL(X1_clockout), VCC, , !E3_state.s2, , , , );


--S1_qout[7] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[7] at LC_X12_Y7_N2
--operation mode is normal

S1_qout[7]_lut_out = !R1_s[4] & (U1_q[3] # U1_q[2] # !S1L01);
S1_qout[7] = DFFEAS(S1_qout[7]_lut_out, D1L54, VCC, , , , , , );


--N01L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_11|dout~12 at LC_X8_Y7_N4
--operation mode is normal

N01_out1_qfbk = N01_out1;
N01L1 = N01_pass & (N01_out1_qfbk) # !N01_pass & S1_qout[7];

--N01_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_11|out1 at LC_X8_Y7_N4
--operation mode is normal

N01_out1 = DFFEAS(N01L1, N01_pass, VCC, , , S1_qout[7], , , VCC);


--S1_qout[6] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[6] at LC_X12_Y7_N3
--operation mode is normal

S1_qout[6]_lut_out = S1L21 & !S1L11 & (U1_q[4] $ !H1_b_int[0]) # !S1L21 & (U1_q[4] $ H1_b_int[0] # !S1L11);
S1_qout[6] = DFFEAS(S1_qout[6]_lut_out, D1L54, VCC, , , , , , );


--N9L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_10|dout~12 at LC_X9_Y10_N3
--operation mode is normal

N9_out1_qfbk = N9_out1;
N9L1 = N01_pass & (N9_out1_qfbk) # !N01_pass & S1_qout[6];

--N9_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_10|out1 at LC_X9_Y10_N3
--operation mode is normal

N9_out1 = DFFEAS(N9L1, N01_pass, VCC, , , S1_qout[6], , , VCC);


--S1_qout[5] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[5] at LC_X11_Y8_N0
--operation mode is normal

S1_qout[5]_lut_out = U1_q[4] & (H1_b_int[0] & (!S1L31) # !H1_b_int[0] & !S1L41) # !U1_q[4] & (H1_b_int[0] & !S1L41 # !H1_b_int[0] & (!S1L31));
S1_qout[5] = DFFEAS(S1_qout[5]_lut_out, D1L54, VCC, , , , , , );


--N8L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_9|dout~12 at LC_X9_Y7_N1
--operation mode is normal

N8_out1_qfbk = N8_out1;
N8L1 = N01_pass & (N8_out1_qfbk) # !N01_pass & S1_qout[5];

--N8_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_9|out1 at LC_X9_Y7_N1
--operation mode is normal

N8_out1 = DFFEAS(N8L1, N01_pass, VCC, , , S1_qout[5], , , VCC);


--S1_qout[4] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[4] at LC_X12_Y7_N8
--operation mode is normal

S1_qout[4]_lut_out = U1_q[0] & (U1_q[2] $ R1_s[4] $ !S1L51) # !U1_q[0] & (!U1_q[2] & !S1L51 # !R1_s[4]);
S1_qout[4] = DFFEAS(S1_qout[4]_lut_out, D1L54, VCC, , , , , , );


--N7L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_8|dout~12 at LC_X8_Y7_N3
--operation mode is normal

N7_out1_qfbk = N7_out1;
N7L1 = N01_pass & (N7_out1_qfbk) # !N01_pass & S1_qout[4];

--N7_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_8|out1 at LC_X8_Y7_N3
--operation mode is normal

N7_out1 = DFFEAS(N7L1, N01_pass, VCC, , , S1_qout[4], , , VCC);


--S1_qout[3] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[3] at LC_X11_Y8_N4
--operation mode is normal

S1_qout[3]_lut_out = S1L71 & !S1L61 & (H1_b_int[0] $ !U1_q[4]) # !S1L71 & (H1_b_int[0] $ U1_q[4] # !S1L61);
S1_qout[3] = DFFEAS(S1_qout[3]_lut_out, D1L54, VCC, , , , , , );


--N6L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_7|dout~12 at LC_X8_Y7_N5
--operation mode is normal

N6_out1_qfbk = N6_out1;
N6L1 = N01_pass & (N6_out1_qfbk) # !N01_pass & S1_qout[3];

--N6_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_7|out1 at LC_X8_Y7_N5
--operation mode is normal

N6_out1 = DFFEAS(N6L1, N01_pass, VCC, , , S1_qout[3], , , VCC);


--S1_qout[2] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[2] at LC_X10_Y7_N9
--operation mode is normal

S1_qout[2]_lut_out = S1L81 & !S1L91 & (U1_q[4] $ H1_b_int[0]) # !S1L81 & (U1_q[4] $ !H1_b_int[0] # !S1L91);
S1_qout[2] = DFFEAS(S1_qout[2]_lut_out, D1L54, VCC, , , , , , );


--N5L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_6|dout~12 at LC_X8_Y7_N1
--operation mode is normal

N5_out1_qfbk = N5_out1;
N5L1 = N01_pass & (N5_out1_qfbk) # !N01_pass & S1_qout[2];

--N5_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_6|out1 at LC_X8_Y7_N1
--operation mode is normal

N5_out1 = DFFEAS(N5L1, N01_pass, VCC, , , S1_qout[2], , , VCC);


--S1_qout[1] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[1] at LC_X10_Y7_N1
--operation mode is normal

S1_qout[1]_lut_out = H1_b_int[0] & (U1_q[4] & !S1L02 # !U1_q[4] & (!S1L12)) # !H1_b_int[0] & (U1_q[4] & (!S1L12) # !U1_q[4] & !S1L02);
S1_qout[1] = DFFEAS(S1_qout[1]_lut_out, D1L54, VCC, , , , , , );


--N4L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_5|dout~12 at LC_X8_Y7_N0
--operation mode is normal

N4_out1_qfbk = N4_out1;
N4L1 = N01_pass & (N4_out1_qfbk) # !N01_pass & S1_qout[1];

--N4_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_5|out1 at LC_X8_Y7_N0
--operation mode is normal

N4_out1 = DFFEAS(N4L1, N01_pass, VCC, , , S1_qout[1], , , VCC);


--S1_qout[0] is DPSK_shell:inst|modulate:comb_9|phase_table:comb_11|qout[0] at LC_X10_Y7_N3
--operation mode is normal

S1_qout[0]_lut_out = H1_b_int[0] & (U1_q[4] & (!S1L22) # !U1_q[4] & !S1L32) # !H1_b_int[0] & (U1_q[4] & !S1L32 # !U1_q[4] & (!S1L22));
S1_qout[0] = DFFEAS(S1_qout[0]_lut_out, D1L54, VCC, , , , , , );


--N3L1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_4|dout~12 at LC_X8_Y7_N6
--operation mode is normal

N3_out1_qfbk = N3_out1;
N3L1 = N01_pass & (N3_out1_qfbk) # !N01_pass & S1_qout[0];

--N3_out1 is DPSK_shell:inst|pass_buffer_8bit:u7|pass_buffer:comb_4|out1 at LC_X8_Y7_N6
--operation mode is normal

N3_out1 = DFFEAS(N3L1, N01_pass, VCC, , , S1_qout[0], , , VCC);


--Y1_state.code_address1 is lcdcont:inst1|lcd:mylcd|state.code_address1 at LC_X10_Y9_N8
--operation mode is normal

Y1_state.code_address1_lut_out = Y1_state.ini1 # Y1_state.code_address1 & (!Y1L06 # !Y1_count[3]);
Y1_state.code_address1 = DFFEAS(Y1_state.code_address1_lut_out, GLOBAL(X1_clockout), !E3_state.s2, , , , , , );


--Y1_state.code_address2 is lcdcont:inst1|lcd:mylcd|state.code_address2 at LC_X10_Y8_N8
--operation mode is normal

Y1_state.code_address2_lut_out = Y1_state.ini2 # Y1_state.code_address2 & (!Y1_count[3] # !Y1L06);
Y1_state.code_address2 = DFFEAS(Y1_state.code_address2_lut_out, GLOBAL(X1_clockout), !E3_state.s2, , , , , , );


--Y1_state.write is lcdcont:inst1|lcd:mylcd|state.write at LC_X10_Y10_N5
--operation mode is normal

Y1_state.write_lut_out = VCC;
Y1_state.write = DFFEAS(Y1_state.write_lut_out, GLOBAL(X1_clockout), !E3_state.s2, , Y1_state.position, , , , );


--Y1L36 is lcdcont:inst1|lcd:mylcd|Select~748 at LC_X10_Y10_N2
--operation mode is normal

Y1L36 = Y1_state.write # Y1_state.code_address2;


--Y1_state.home is lcdcont:inst1|lcd:mylcd|state.home at LC_X9_Y9_N5
--operation mode is normal

Y1_state.home_lut_out = Y1_state.setmode # Y1_state.home & !Y1L95;
Y1_state.home = DFFEAS(Y1_state.home_lut_out, GLOBAL(X1_clockout), !E3_state.s2, , , , , , );


--Y1_state.setfunc is lcdcont:inst1|lcd:mylcd|state.setfunc at LC_X9_Y9_N9
--operation mode is normal

Y1_state.setfunc_lut_out = Y1L06 & !Y1_count[3] & (Y1_state.setfunc # !Y1_state.warmup) # !Y1L06 & (Y1_state.setfunc);
Y1_state.setfunc = DFFEAS(Y1_state.setfunc_lut_out, GLOBAL(X1_clockout), !E3_state.s2, , , , , , );


--Y1_state.clear is lcdcont:inst1|lcd:mylcd|state.clear at LC_X9_Y9_N6
--operation mode is normal

Y1_state.clear_lut_out = Y1_state.dispoff # Y1_state.clear & (!Y1L26 # !Y1L16);
Y1_state.clear = DFFEAS(Y1_state.clear_lut_out, GLOBAL(X1_clockout), !E3_state.s2, , , , , , );


--Y1L9 is lcdcont:inst1|lcd:mylcd|count[2]~602 at LC_X9_Y9_N8
--operation mode is normal

Y1L9 = !Y1_state.setmode & !Y1_state.dispoff;


--Y1L46 is lcdcont:inst1|lcd:mylcd|Select~749 at LC_X9_Y9_N0
--operation mode is normal

Y1L46 = Y1_state.home # Y1_state.setfunc # Y1_state.clear # !Y1L9;


--E3_state.s2 is DPSK_shell:inst|LCM_pre:comb_12|key_buffer:comb_40|state.s2 at LC_X5_Y7_N8
--operation mode is normal

E3_state.s2_lut_out = E3_state.s1 & !reset;
E3_state.s2 = DFFEAS(E3_state.s2_lut_out, GLOBAL(X1_clockout), VCC, , , , , , );


--X1_\count:counter[14] is lcdcont:inst1|clockdiv:div|\count:counter[14] at LC_X12_Y6_N9
--operation mode is normal

X1_\count:counter[14]_lut_out = X1L91 & !X1L16;
X1_\count:counter[14] = DFFEAS(X1_\count:counter[14]_lut_out, GLOBAL(clk_50MHz), VCC, , , , , , );


--X1_\count:counter[13] is lcdcont:inst1|clockdiv:div|\count:counter[13] at LC_X14_Y6_N8
--operation mode is normal

X1_\count:counter[13]_lut_out = X1L02 & !X1L16;
X1_\count:counter[13] = DFFEAS(X1_\count:counter[13]_lut_out, GLOBAL(clk_50MHz), VCC, , , , , , );


--X1_\count:counter[11] is lcdcont:inst1|clockdiv:div|\count:counter[11] at LC_X12_Y6_N4
--operation mode is normal

X1_\count:counter[11]_lut_out = X1L32 & !X1L16;
X1_\count:counter[11] = DFFEAS(X1_\count:counter[11]_lut_out, GLOBAL(clk_50MHz), VCC, , , , , , );


--X1L75 is lcdcont:inst1|clockdiv:div|reduce_nor~99 at LC_X12_Y6_N6
--operation mode is normal

X1_\count:counter[12]_qfbk = X1_\count:counter[12];
X1L75 = X1_\count:counter[12]_qfbk # !X1_\count:counter[14] # !X1_\count:counter[13] # !X1_\count:counter[11];

--X1_\count:counter[12] is lcdcont:inst1|clockdiv:div|\count:counter[12] at LC_X12_Y6_N6
--operation mode is normal

X1_\count:counter[12] = DFFEAS(X1L75, GLOBAL(clk_50MHz), VCC, , , X1L61, , , VCC);