⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 coff_a.v

📁 這是一個二維的上提式9/7離散小波的Verilog的源碼,此為Encoder
💻 V
字号:
module coff_a(	indata,	sel,	outdata	);parameter Data_Width = 20;input	[Data_Width-1:0]	indata;input				sel;output	[Data_Width-1:0]	outdata;reg	[Data_Width-1:0]	outdata;reg	[Data_Width-2:0]	temp;//parameter a = -1.586134342always @(indata or sel) begin	if(sel) begin		temp = indata[Data_Width-2:0] + (indata[Data_Width-2:0] >> 1) +		       (indata[Data_Width-2:0] >> 4) + (indata[Data_Width-2:0] >> 6) +		       (indata[Data_Width-2:0] >> 7) + (indata[Data_Width-2:0] >> 13) +		       (indata[Data_Width-2:0] >> 14) + (indata[Data_Width-2:0] >> 17) +		       (indata[Data_Width-2:0] >> 18) + (indata[Data_Width-2:0] >> 19);		outdata = {~indata[Data_Width-1], temp};	end	else begin		temp = indata[Data_Width-2:0] + (indata[Data_Width-2:0] >> 1) +		       (indata[Data_Width-2:0] >> 4) + (indata[Data_Width-2:0] >> 6) +		       (indata[Data_Width-2:0] >> 7) + (indata[Data_Width-2:0] >> 13) +		       (indata[Data_Width-2:0] >> 14) + (indata[Data_Width-2:0] >> 17) +		       (indata[Data_Width-2:0] >> 18) + (indata[Data_Width-2:0] >> 19);		outdata = {indata[Data_Width-1], temp};	endendendmodule

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -