coff_r.v
来自「這是一個二維的上提式9/7離散小波的Verilog的源碼,此為Encoder」· Verilog 代码 · 共 36 行
V
36 行
module coff_r( indata, sel, outdata );parameter Data_Width = 20;input [Data_Width-1:0] indata;input sel;output [Data_Width-1:0] outdata;reg [Data_Width-1:0] outdata;reg [Data_Width-2:0] temp;//parameter r = 0.882911076always @(indata or sel) begin if(sel) begin //+ temp = (indata[Data_Width-2:0] >> 1) + (indata[Data_Width-2:0] >> 2) + (indata[Data_Width-2:0] >> 3) + (indata[Data_Width-2:0] >> 7) + (indata[Data_Width-2:0] >> 14) + (indata[Data_Width-2:0] >> 15) + (indata[Data_Width-2:0] >> 18) + (indata[Data_Width-2:0] >> 19); outdata = {indata[Data_Width-1], temp}; end else begin //- temp = (indata[Data_Width-2:0] >> 1) + (indata[Data_Width-2:0] >> 2) + (indata[Data_Width-2:0] >> 3) + (indata[Data_Width-2:0] >> 7) + (indata[Data_Width-2:0] >> 14) + (indata[Data_Width-2:0] >> 15) + (indata[Data_Width-2:0] >> 18) + (indata[Data_Width-2:0] >> 19); outdata = {~indata[Data_Width-1], temp}; endendendmodule
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?