about_time.v

该代码中有不少关于学习verilog HDL的例子,对初学者有帮助

module about_time;
initial
  begin
    $timeformat(-9,2,"ns",10);
    $display("current simulation time is: %t",$time);
  end
endmodule