m74148a.fit.eqn

采用verilog设计

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L32 is reduce_or~50 at LC_X52_Y22_N9
--operation mode is normal

A1L32 = i5 & i4;


--A1L42 is reduce_or~51 at LC_X52_Y22_N2
--operation mode is normal

A1L42 = i6 & i7;


--A1L52 is reduce_or~52 at LC_X52_Y23_N2
--operation mode is normal

A1L52 = i3 & i2;


--A1L6 is a1~3 at LC_X52_Y22_N7
--operation mode is normal

A1L6 = ei # A1L42 & (A1L52 # !A1L32);


--A1L2 is a0~146 at LC_X52_Y22_N8
--operation mode is normal

A1L2 = i3 & i5 & (i1 # !i2);


--A1L3 is a0~147 at LC_X52_Y22_N1
--operation mode is normal

A1L3 = i5 & !i4 # !i6;


--A1L4 is a0~148 at LC_X52_Y22_N0
--operation mode is normal

A1L4 = ei # i7 & (A1L3 # A1L2);


--A1L22 is reduce_nor~40 at LC_X52_Y22_N3
--operation mode is normal

A1L22 = !i2 # !i0 # !i3 # !i1;


--A1L31 is gs~6 at LC_X52_Y22_N5
--operation mode is normal

A1L31 = ei # !A1L22 & A1L32 & A1L42;


--A1L11 is eo~13 at LC_X52_Y22_N6
--operation mode is normal

A1L11 = A1L22 # ei # !A1L42 # !A1L32;


--A1L8 is a2~16 at LC_X52_Y22_N4
--operation mode is normal

A1L8 = ei # i4 & i5 & A1L42;


--ei is ei at PIN_K6
--operation mode is input

ei = INPUT();


--i5 is i5 at PIN_H1
--operation mode is input

i5 = INPUT();


--i4 is i4 at PIN_J4
--operation mode is input

i4 = INPUT();


--i7 is i7 at PIN_H3
--operation mode is input

i7 = INPUT();


--i6 is i6 at PIN_J6
--operation mode is input

i6 = INPUT();


--i3 is i3 at PIN_F2
--operation mode is input

i3 = INPUT();


--i2 is i2 at PIN_F1
--operation mode is input

i2 = INPUT();


--i1 is i1 at PIN_L6
--operation mode is input

i1 = INPUT();


--i0 is i0 at PIN_J3
--operation mode is input

i0 = INPUT();


--a2 is a2 at PIN_H4
--operation mode is output

a2 = OUTPUT(A1L8);


--a1 is a1 at PIN_G2
--operation mode is output

a1 = OUTPUT(A1L6);


--a0 is a0 at PIN_G1
--operation mode is output

a0 = OUTPUT(A1L4);


--gs is gs at PIN_J2
--operation mode is output

gs = OUTPUT(A1L31);


--eo is eo at PIN_H2
--operation mode is output

eo = OUTPUT(A1L11);