it is a analog i/o interface written in verilog .it will work on spartan 3 xilini devices. VHDL/FPGA/Verilog 3 K 151 次下载 2017-05-24