代码搜索结果
找到约 10,000 项符合
V 的代码
loopback.v
// File: loopback.v
// Date: 01/01/2005
// Name: Eric Crabill
//
// This is the top level design for the
// EE178 Lab #4 assignment.
// The `timescale directive specifies what
// the simulation t
program.v
/*******************************************************************************
* This file is owned and controlled by Xilinx and must be used *
* solely for design, simulation,
program.v
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2004 Xilinx, Inc.
// All Rights Reserved
//////////////////////////////////////////////////////////
testbench.v
// File: testbench.v
// Date: 01/01/2005
// Name: Eric Crabill
//
// This is a top level testbench for the
// loopback design, which is part of the
// EE178 Lab #4 assignment.
// The `timescale d
loopback.v
// File: loopback.v
// Date: 01/01/2005
// Name: Eric Crabill
//
// This is the top level design for the
// EE178 Lab #4 assignment.
// The `timescale directive specifies what
// the simulation t
uclock.v
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2004 Xilinx, Inc.
// All Rights Reserved
//////////////////////////////////////////////////////////
testbench.v
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2004 Xilinx, Inc.
// All Rights Reserved
/////////////////////////////////////////////////////////////
uclock.v
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2004 Xilinx, Inc.
// All Rights Reserved
//////////////////////////////////////////////////////////
program.v
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2004 Xilinx, Inc.
// All Rights Reserved
//////////////////////////////////////////////////////////
testbench.v
// File: testbench.v
// Date: 01/01/2005
// Name: Eric Crabill
//
// This is a top level testbench for the
// loopback design, which is part of the
// EE178 Lab #4 assignment.
// The `timescale d