源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusio…
Actel 源代码
ACTEL公司成立于1985年，位于美国纽约。在之前，ACTEL一直效力于美国军工和航空领域，并禁止对外出售。国内一些特殊领域的企业都是采用其它途径购买军工级型号。ACTEL开始逐渐转向民用和商用，除了反熔丝系列外，还推出可重复擦除的ProASIC3系列（针对汽车、工业控制、军事…
收录资源 46 份
全站深度检索
共匹配 46 份工程资源
· 第 3 / 5 页
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/LIBERO~1.4/Designer/lib/modelsim/precompiled/vlog/fusion…
源码文件
# Actel Physical design constraints file # Version: 7.2 7.2.0.103 # Input Netlist Format: edif # # I/O Constraints #
源码文件
stimulus.v1 // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. …
源码文件
stimulus.v // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. …
源码文件
# Reading C:/Libero/Model/tcl/vsim/pref.tcl # do run.do # ** Warning: (vlib-34) Library already exists at "../simulation/posts…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini apa = C:/Libero/Model/actel/VHDL/apa postsynth = ../simulation/postsynth presyn…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3 = $MODEL_TECH/../actel/vlog/proasic3 syncad_vhdl_li…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3 = $MODEL_TECH/../actel/vlog/proasic3 syncad_vhdl_lib …
源码文件
#add_file options add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UART/hdl/rec.v" add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例…