design1

几个简单的verilog代码

stimulus.v	// File "stimulus.v1" is the user's test bench.  
design.v	// File "design.v" is the user's design after synthesis.  
-v design.lib	// Selected files from the Actel library for this example