源码文件
NET 12 1 0 COMPONENT 15 0 0 ATTRIBUTE 14 0 0 LABEL 1…
Actel+Fusion 源代码
汇集 Actel+Fusion 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 341 份
全站深度检索
共匹配 341 份工程资源
· 第 4 / 35 页
源码文件
# Actel Physical design constraints file # Version: 7.2 7.2.0.103 # Input Netlist Format: edif # # I/O Constraints #
源码文件
#Build: Synplify 9.4A1, Build 169R, Jun 11 2008 #install: D:\Actel\Libero\Libero_v8.4\Synplify\synplify_94A1 #OS: 6.0 #Hostnam…
源码文件
NET 12 1 0 COMPONENT 15 0 0 ATTRIBUTE 14 0 0 LABEL 1…
源码文件
# Actel Physical design constraints file # Version: 7.2 7.2.0.103 # Input Netlist Format: edif # # I/O Constraints #
源码文件
stimulus.v1 // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. …
源码文件
stimulus.v // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. …
源码文件
# Reading C:/Libero/Model/tcl/vsim/pref.tcl # do run.do # ** Warning: (vlib-34) Library already exists at "../simulation/posts…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini apa = C:/Libero/Model/actel/VHDL/apa postsynth = ../simulation/postsynth presyn…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3 = $MODEL_TECH/../actel/vlog/proasic3 syncad_vhdl_li…