代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/320644/13420522
qmsg full_adder.tan.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus
www.eeworm.com/read/316087/13530470
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity glbl is
generic(
ROC_WIDTH : integer := 100000;
TOC_WIDTH : integer := 0
);
end glbl;
www.eeworm.com/read/316087/13530476
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity save is
port(
clka : in vl_logic;
dina : in vl_logic_vector(0 downto 0);
addra : i
www.eeworm.com/read/316087/13530482
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity vga is
port(
clk : in vl_logic;
rst : in vl_logic;
sw2 : in vl_logic;
www.eeworm.com/read/316087/13530485
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity sendsave is
port(
clk : in vl_logic;
rst : in vl_logic;
ssra : out vl_logic;
www.eeworm.com/read/316087/13530488
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity savecon is
port(
clk : in vl_logic;
rst : in vl_logic;
date : in vl_logic;
www.eeworm.com/read/313201/13592155
v case3s.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: case3s.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//************************************************
www.eeworm.com/read/313201/13592170
v case3s.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: case3s.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//************************************************
www.eeworm.com/read/313201/13592181
v lfsr.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: lfsr.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//**************************************************
www.eeworm.com/read/313201/13592188
v case3.v
//*********************************************************
// IEEE STD 1364-1995 Verilog file: case3.v
// Author-EMAIL: Uwe.Meyer-Baese@ieee.org
//************************************************