代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/208724/15238750
ptf class.ptf
#
# This class.ptf file built by Component Editor
# 2006.06.16.17:20:57
#
# DO NOT MODIFY THIS FILE
# If you hand-modify this file you will likely
# interfere with Component Editor's ability to
www.eeworm.com/read/363603/9943438
log __projnav.log
Project Navigator Auto-Make Log File
-------------------------------------
Started process "HDL Converter".
ERROR: No input file specified for the "HDL Converter" process.
Please select an inp
www.eeworm.com/read/409607/11318531
log __projnav.log
Project Navigator Auto-Make Log File
-------------------------------------
Started process "Compile HDL Simulation Libraries".
Process "Compile HDL Simulation Libraries" did not complete.
Pr
www.eeworm.com/read/424812/10410637
syn uart_3.syn
JDF B
// Created by Version 7.0
PROJECT Uart_3
DESIGN uart_3 Normal
DEVKIT LFXP10C-5F388C
ENTRY Pure Verilog HDL
MODULE uart_regs.v
MODULE uart_sync_flops.v
MODSTYLE uart_sync_flops Normal
M
www.eeworm.com/read/424812/10410668
syn uart_version2.syn
JDF B
// Created by Version 7.0
PROJECT uart_version2
DESIGN uart_version2 Normal
DEVKIT LFXP10C-4F388C
ENTRY Pure Verilog HDL
MODULE uart_regs.v
MODSTYLE uart_regs.v Normal
MODULE uart_sync_
www.eeworm.com/read/213706/15127540
tf design_top_tb.tf
// H:\PUBLIC_HTML\MY_PROJECTS\XDSP\61I_CORGEN_EXAMPLES_TEMP\51I\51I_ASYNC_FIFO_V4_0_VER_ISE
// Verilog Test fixture created by
// HDL Bencher 6.1i
// Thu Nov 13 13:48:38 2003
//
// Notes:
// 1)
www.eeworm.com/read/349496/3144410
tlg color_char_mode_svga_ctrl.tlg
Selecting top level module COLOR_CHAR_MODE_SVGA_CTRL
Synthesizing module SVGA_TIMING_GENERATION
@N: CG179 :"C:\ML_XUP\edk_6_3_builds\audio_filter\pcores\vga_controller_v1_00_a\hdl\verilog\SVGA_TIMIN
www.eeworm.com/read/299888/3849720
srd control.srd
f "noname"; #file 0
f "d:\libero\synplify\synplify_862h\lib\proasic\fusion.v"; #file 1
f "c:\actelprj\pwm\hdl\pwm_contr.v"; #file 2
VNAME 'work.control.verilog'; # view id 0
@EuyRsFCDN88CRsbN0HRDL
www.eeworm.com/read/198746/6786452
ant mvbc3tbw.ant
// D:\2006\FPGA_DESIGN\MVBC3\MVBC3
// Verilog Annotation Test Bench created by
// HDL Bencher 6.1i
// Wed Jan 10 21:08:37 2007
`timescale 1ns/1ns
module mvbc3tbw;
reg clk;
reg rst;
reg
www.eeworm.com/read/409718/11315248