代码搜索:verilog hdl 是什么?

找到约 10,000 项符合「verilog hdl 是什么?」的源代码

代码结果 10,000
www.eeworm.com/read/146593/5736627

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity m3s002br is port( clk : in vl_logic; nrst : in vl_logic; clkenab : in vl_logic;
www.eeworm.com/read/146593/5736629

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity m3s003br is port( clk : in vl_logic; nrst : in vl_logic; clkenab : in vl_logic;
www.eeworm.com/read/146593/5736631

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity m3s001br is port( clk : in vl_logic; nrst : in vl_logic; clkenab : in vl_logic;
www.eeworm.com/read/141343/5770088

ads grt-vcd.ads

-- GHDL Run Time (GRT) - VCD generator. -- Copyright (C) 2002, 2003, 2004, 2005 Tristan Gingold -- -- GHDL is free software; you can redistribute it and/or modify it under -- the terms of the GNU
www.eeworm.com/read/109657/6173168

txt edit_mpf.txt

*****Copy the following line to the [vsim] section of your simulation.mpf.***** Veriuser = $MG_LIB/mti_modelsim_verilog/libmgmm.so
www.eeworm.com/read/109657/6173174

txt edit_mpf.txt

*****Copy the following line to the [vsim] section of your simulation.mpf.***** Veriuser = $MG_LIB/mti_modelsim_verilog/libmgmm.so
www.eeworm.com/read/361329/6348228

qmsg dispselect.tan.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus
www.eeworm.com/read/493568/6395509

prj cpu.prj

verilog work "register.v" verilog work "mux2.v" verilog work "mux4.v" verilog work "mux16.v" verilog work "PC.v" verilog work "SP.v" verilog work "GR.v" verilog work "ALU.v" verilog work "MUL.
www.eeworm.com/read/490529/6447278

hif mux4.hif

Version 6.1 Build 201 11/27/2006 SJ Full Version 11 867 OFF OFF OFF OFF ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Paths -- --
www.eeworm.com/read/181934/6466639

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity am29lv160d is generic( userpreload : integer := 1; mem_file_name : string := "init.mem"; prot_file_name : string