代码搜索：testbench

找到约 2,392 项符合「testbench」的源代码

代码结果 2,392
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/310565/3695684

vhd 33_simu.vhd

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:
·
www.eeworm.com/read/439207/1807195

vhd 33_simu.vhd

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:
·
www.eeworm.com/read/397063/2404608

do csee.do

onerror {resume} quietly WaveActivateNextPane {} 0 add wave -noupdate -divider {New Divider} add wave -noupdate -format Literal /testbench_rsdecoder/rsdecoder/KESblock/lambda_degree add wave -noup
·
www.eeworm.com/read/263610/4301508

run

#!/bin/csh # # simulation script for memory controller testbench # (C) 2002 Richard Herveille # richard@asics.ws # set mem_ctrl = ../../../.. set bench = $mem_ctrl/bench/richard ncverilog
·
www.eeworm.com/read/368409/9696992

tf mul4_1_case_tb.tf

module testbench(); // Inputs reg [1:0] s; reg [3:0] i; // Outputs wire y; // Instantiate the UUT mul4_1_if uut ( .y(y), .s(s), .i(i)
·
www.eeworm.com/read/368409/9697007

tf bcdadder4_tb.tf

module testbench(); // Inputs reg Cin; reg [3:0] A; reg [3:0] B; // Outputs wire [3:0] S; wire Cout; // Instantiate the UUT BCDadder4 uut ( .S(S),
·
www.eeworm.com/read/368409/9697022

tf comp4_if_tb.tf

module testbench(); // Inputs reg [3:0] a; reg [3:0] b; // Outputs wire eq, gt, lt; // Instantiate the UUT comp4_if comp4 ( .eq(eq), .gt(gt),
·
www.eeworm.com/read/368409/9697051

tf mul4_1_if_tb.tf

module testbench(); // Inputs reg [1:0] s; reg [3:0] i; // Outputs wire y; // Instantiate the UUT mul4_1_if uut ( .y(y), .s(s), .i(i)
·
www.eeworm.com/read/135419/13934204

do sap_1_tb_runtest.do

--* This automatically generated file is a part of Verilog testbench. --* This file was generated by Active-HDL 4.1 (TB_verilog v.1.1). --* Copyright (C) ALDEC Inc. --* This MACRO file contains
·
www.eeworm.com/read/135419/13934210

v sap_1_tb.v

//* This automatically generated file is a part of Verilog testbench. //* This file was generated by Active-HDL 4.1 (TB_verilog v.1.1). //* Copyright (C) ALDEC Inc. //* This Verilog file contai
·