代码搜索结果
找到约 10,000 项符合
Verilog 的代码
top_nativelink_simulation.rpt
Info: Start Nativelink Simulation process
Info: NativeLink has detected Verilog design -- Verilog simulation models will be used
========= EDA Simulation Settings =====================
Sim Mode
内容简介.txt
本书简要介绍了<mark>Verilog</mark>硬件描述语言的基础知识，包括语言的基本内容和基本结构 ，以及利用该语言在各种层次上对数字系统的建模方法。书中列举了大量实例，帮助读者掌握语言本身和建模方法，对实际数字系统设计也很有帮助。本书是<mark>Verilog</mark> HDL的初级读本，适用于作为计算机、电子、电气及自控等专业相关课程的教材，也可供有关的科研人员作为参考书。
...
smartsopc_flash_programmer.map.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info:
vga.fit.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0}
{ "I
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity top is
port(
glbclk : in vl_logic;
shift : in vl_logic;
\select\ : in vl_logic;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity my_clock is
generic(
Time_screen : integer := 1;
Time_set : integer := 2;
Date_set : integer := 4;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity traffic_fsm is
generic(
s0 : integer := 0;
s1 : integer := 1;
s2 : integer := 2;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity bianma is
port(
CLK1 : in vl_logic;
Din : in vl_logic;
Dout1 : out vl_logic;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ddr_command is
port(
clk : in vl_logic;
reset_n : in vl_logic;
saddr : in vl_log
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity mt46v4m16 is
generic(
addr_bits : integer := 12;
data_bits : integer := 16;
col_bits : integer := 8;