代码搜索结果

library verilog; use verilog.vl_types.all; entity p_2_s is port( seria_out : out vl_logic; clk : in vl_logic; rst : in vl_logic;

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus

Flow report for WorkOneBeta Tue Aug 21 22:08:49 2007 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal

library verilog; use verilog.vl_types.all; entity ser2par is port( clk : in vl_logic; rst : in vl_logic; serialdata : in vl_logic;

library verilog; use verilog.vl_types.all; entity rom_wave_out is port( clk : in vl_logic; rst : in vl_logic; read : in vl_lo

sysconf_joedir = $(sysconfdir)/joe sysconf_syntaxdir = $(sysconf_joedir)/syntax sysconf_syntax_DATA = c.jsf perl.jsf verilog.jsf conf.jsf python.jsf php.jsf sh.jsf \ mail.jsf pascal.jsf html.jsf vh

library verilog; use verilog.vl_types.all; entity write_synchronizer is port( write_synch : out vl_logic; write_to_FIFO : in vl_logic; clock : in

m255 cModel Technology dE:\刘韬\MY_WORK\FPGA\程序\I2C vglbl I;3bdO6U;R_i?oXm0zZ=6m3 V]6_PH00iDgcD`AVz9`gA:0 w1059855545 FC:/Program Files/Xilinx/verilog/src/glbl.v L0 5 OE;L;5.7e;17 r1 31 vi2c_slave_model

library verilog; use verilog.vl_types.all; entity se_pa is port( se_in : in vl_logic_vector(0 downto 0); pa_out : out vl_logic_vector(3 downto 0);