代码搜索：Vector
找到约 10,000 项符合「Vector」的源代码
代码结果 10,000
www.eeworm.com/read/141343/5769995
vhdl std_logic_misc-body.vhdl
--------------------------------------------------------------------------
--
-- Copyright (c) 1990, 1991, 1992 by Synopsys, Inc. All rights reserved.
--
-- This source file may be used and distribu
www.eeworm.com/read/141300/5772834
ifs ifspec.ifs
/* $Id: ifspec.ifs,v 1.2 2003/08/05 17:20:36 pnenzi Exp $ */
/*.......1.........2.........3.........4.........5.........6.........7.........8
==========================================================
www.eeworm.com/read/136824/5848268
h nvvalue.h
/******************************************************************************
Copyright (C) 1999, 2000 NVIDIA Corporation
This file is provided without support, instruction, or implied warra
www.eeworm.com/read/131315/5940711
cc search.cc
// From: "Douglas C. Schmidt"
// Date: Sat, 29 Oct 88 14:11:51 -0700
#include
#include
#include
/****************************************
www.eeworm.com/read/490426/6456230
vhd dianyabiao.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity dianyabiao is
port (d: in std_logic_vector(7 downto 0); --ADC0809输出的采样数据
clk,
www.eeworm.com/read/490426/6456232
bak dianyabiao.vhd.bak
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity dianyabiao is
port (d: in std_logic_vector(7 downto 0); --ADC0809输出的采样数据
clk,
www.eeworm.com/read/488271/6491159
vhd weight.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
ENTITY weight IS
PORT
(clk : IN STD_LOGIC;
start
www.eeworm.com/read/485855/6548474
m lsp_get_tdist.m
function o=lsp_get_tdist(W,candidate_LSP_vector,target_LSP_vector,P)
%W--weight coef
%P--present MA prediction coef
%o--distortion for present MA
for i=1:10
temp(i)=(candidate_LSP_vector(i)-t
www.eeworm.com/read/478303/6714491
vhd ex_p5_14_add_sub.vhd
entity ADD_SUB is
port( A,B: in BIT_VECTOR(7 downto 0);
SUB,Cin: in BIT ;
Cout: out BIT ;
C: out BIT_VECTOR(7 downto 0)) ;
end ADD_SUB;
architecture struct of ADD_SUB
www.eeworm.com/read/478303/6714509
vhd conv_pkg.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
package conv_func is
function to_bitvect(slv:STD_LOGIC_VECTOR)
return bit_vector;
end conv_func;
package body conv_func is
function to_bitvect(slv