代码搜索结果

LIBRARY IEEE; USE IEEE.std_logic_1164.all; ENTITY stack IS PORT ( clk: IN STD_LOGIC; reset: IN STD_LOGIC; push: IN STD_LOGIC; pop: IN STD_LOGIC; empty: OUT STD_LOGIC; full: OUT

LIBRARY IEEE; USE IEEE.std_logic_1164.all; USE IEEE.std_logic_unsigned.all; ENTITY th99cell IS PORT( PEbar:IN std_logic; RSTbar:IN std_logic; CSbar:IN std_logic; clk:IN std_logic;

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity musictop is Port ( clk4Hz,clk28khz :in std_logic; handTOauto

-- A Variety of Adder Styles -- download from: www.fpga.com.cn & www.pld.com.cn ------------------------------------------------------------------------ -- Single-bit adder -----------------------

------------------------------------------------------------------------ -- Single-bit adder ------------------------------------------------------------------------ library IEEE; use IEEE.std_log

-- download from: www.pld.com.cn & www.fpga.com.cn entity testbench is end; ------------------------------------------------------------------------ -- testbench for 8-bit adder ------------

entity DECIMATE is generic (DEC: INTEGER); port ( RX,IX: in REAL:=0.0; N: in REAL:=0.0; RY,IY: out REAL:=0.0;); end DECIMATE; architecture BEHAVIOR of DECIMATE is begin proce

LIBRARY IEEE; -- 24进制计数器 USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY CNT24 IS PORT ( CLK,EN, U_D : IN STD_LOGIC;

library IEEE; use IEEE.std_logic_1164.all; entity and2 is port ( c: out STD_LOGIC; a: in STD_LOGIC; b: in STD_LOGIC ); end and2; architecture and2_arch of

-- KEY BOARD ------------------------------------- --000 *A* *B* *C* *D* *E* *F* --001 *G* *H* *I* *J* *K* *L* --010 *M* *N* *O* *P* *Q* *R* --011 *S