代码搜索结果
找到约 10,000 项符合
Logic Analyzer 的代码
sraminterfacewithpport.vhi
-- VHDL Instantiation Created from source file sraminterfacewithpport.vhd -- 18:24:21 03/15/2004
--
-- Notes:
-- 1) This instantiation template has been automatically generated using types
-- s
hdrs_test.vhd
-- VHDL Test Bench Created from source file headers.vhd -- 19:29:50 03/19/2004
--
-- Notes:
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for
counter.vhi
-- VHDL Instantiation Created from source file counter.vhd -- 14:27:36 03/14/2004
--
-- Notes:
-- 1) This instantiation template has been automatically generated using types
-- std_logic and st
memreadmux.vhi
-- VHDL Instantiation Created from source file memreadmux.vhd -- 14:48:51 03/14/2004
--
-- Notes:
-- 1) This instantiation template has been automatically generated using types
-- std_logic and
counter.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity counter is
generic ( size : integer := 16);
Port (cop: IN std_logic_vecto
memtoplevel.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity memtoplevel is
Port (
CLK : IN std_logic;
Resetn : IN std_logic;
pp
vgatest.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity vgatest is
port
(
clock : in std_logic;
resetN : in std_logic;
rdn,
lzw_test.vhd
-- VHDL Test Bench Created from source file headers.vhd -- 19:29:50 03/19/2004
--
-- Notes:
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for
headers_beh.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity headers_beh is
Port (
clk : in std_logic;
rstL : in std_logic;
sta
reg.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity reg is
Generic ( size : integer := 8 );
Port ( d : in std_logic_vector(size